Back to results

University of Illinois at Urbana-Champaign

Towards real-time high-resolution edge detection: A highly efficient FPGA implementation of the Canny algorithm

Abstract

dc:description

With the rapid development of computer vision technology in recent years, image edge detection has been playing an increasingly important role in fields such as object recognition, image segmentation, and image enhancement. The Canny edge detection algorithm stands out among various edge detection algorithms for its accuracy and robustness. However, its high computational complexity makes it challenging to meet the requirements of real-time processing. This work presents an optimized FPGA-based design for Canny edge detection that significantly enhances execution efficiency by leveraging High-level Synthesis (HLS) to achieve pipelined computation and communication. The main contributions of this work are as follows: (1) proposing a streaming-based data movement strategy combined with a multi-sliding window architecture, significantly enhancing data throughput and computational efficiency; (3) constructing fully pipelined compute units to achieve high-throughput edge detection processing; (4) deploying our design on the OpenCL framework and testing its performance on actual hardware, further enhancing the acceleration effect through OpenCL's out-of-order execution feature. After optimization, the proposed design achieves an execution latency of 61 microseconds for edge detection on 512×512 resolution images when operating at 300MHz, with a simulation latency of 32.8 microseconds at the same frequency, representing a 3.67-fold improvement over the fastest open-source FPGA implementation and meeting the requirements for real-time processing.

Degree

thesis:*
Name thesis:degree_name
M.S.
Level thesis:degree_level
Thesis
Discipline thesis:degree_discipline
Electrical & Computer Engr
Grantor
University of Illinois at Urbana-Champaign
Year dc:date
2024

Author and committee

dc:creator, dc:contributor.*
Author dc:creator
  • Zhang, Zhengyang
Contributors dc:contributor
  • Kindratenko, Volodymyr

Subjects

dc:subject × 3

Rights

dc:rights
Statement dc:rights
  • Copyright 2024 Zhengyang Zhang
Language dc:language
en, eng

Identifiers

dc:identifier.*
Handle dc:identifier
https://hdl.handle.net/2142/124588

Chain of custody

source
Harvested from
University of Illinois - Urbana-Champaign
Base URL
www.ideals.illinois.edu/oai-pmh
Last updated
2026-07-22
Source record
OAI-PMH GetRecord
citation

Zhang, Zhengyang. Towards real-time high-resolution edge detection: A highly efficient FPGA implementation of the Canny algorithm. Thesis thesis, University of Illinois at Urbana-Champaign, 2024. https://hdl.handle.net/2142/124588