Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 20 of 51 for “"nMOS"”.
-
Layout Synthesis of Nmos Gate-Cells
The NMOS Gate-Cell, a regular structure that supports gate level implementations of random logic is introduced. It is an extension of the Weinberger array, where allowing input/output terminals on all four edges resulted in an improved interconnect flexibility. Intercell routing is allowed to …
-
Optimization and Testing of Nmos Arithmetic Structures (Vlsi, Mos)
Reduction in linewidths in VLSI MOS has a positive effect on the cost/performance of the technology. It both decreases the circuit delays and increases the functionality available on-chip and, as such, gives MOS the potential to become a high performance technology. In order to economically exploit …
-
Characterization of LOCOS and oxidized mesa isolation in deep-sub micrometer SOI NMOS processes
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1995.
-
Exploratory Investigation of Erbium Silicide NMOS as a Candidate for a Schottky Barrier CMOS Process
… and tendency to creep, and how they affect the NMOS performance, are discussed.
-
ESD robustness of stacked NMOS transistors for high-voltage tolerant output drivers in FinFET technology
Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2027-05-01
-
Biochemical Characterization of Thermocrispum agreste TheA: A Flavin-Dependent N-hydroxylating Enzyme
N-hydroxylating monooxygenases (NMOs) are Class B flavin-dependent monooxygenases found only in fungi and bacteria. These enzymes catalyze the hydroxylation of nucleophilic primary amines, such as those found in histamine, L-ornithine, L-lysine, and small aliphatic diamines. The hydroxamate moiety …
-
Investigation into digital circuit design with GaAs/Ga2O3 heterostructure MOSFETs
… GaAs and silicon MOSFETs. As expected, the GaAs NMOS devices demonstrate improvements in drive current over silicon. However, the GaAs PMOS devices do not offer this advantage due to low hole mobility. Therefore, as a consequence of the high mobility ratio in GaAs, it is important to consider …
-
Design of a Precision, Very Low 1/f Noise, Low Power, Rail-Rail I/O, Integrated Bi-CMOS Operational Amplifier
… overhead, for use with a very low noise native NMOS differential input pair. An improved technique for analyzing MOSFET 1/𝑓 noise in modern simulation environments is explored. Special consideration is given to the usage of native NMOS devices as the primary input pair, which are required in …
-
Switching circuit energy balance in iLabs on experimental lab server architecture
… used in the Introduction to Circuits class, the NMOS Resistor Amplifier Lab, allows students to analyze the switching waveforms of a transistor. This thesis describes the integration of a thermal camera to the NMOS-Resistor Amplifier Lab to educate students about energy dissipation. The first …
-
Structural and Mechanistic Studies on N-Hydroxylating Monooxygenases Involved in Siderophore Biosynthesis
N-Hydroxylating monooxygenases (NMOs) are flavin dependent enzymes that primarily catalyze the hydroxylation of L-ornithine or L-lysine. This is the first, committed step to siderophore biosynthesis. Pathogenic microbes including Aspergillus fumigatus and Mycobacterium tuberculosis secrete these …
-
GATE DIELECTRIC BREAKDOWN - 2D MODELING OF THE DBIE IMPACT ON THE DEVICE CHARACTERISTICS
A model based on the simulation of NMOS structures has been developed to study the experimental observation on the failure mechanisms of ultrathin dielectric gate breakdown during constant voltage stress. It is verified that the dielectric breakdown induce epitaxy (DBIE) plays an important role in …
-
Design of Energy Efficient SOC With PIM Architecture and Deep Submicron Circuit Techniques
… and using ac power clocks with bootstrapped NMOS transistors are designed to reduce active power consumption further.
-
Uma Técnica de depuração e teste de circuitos integrados usando um microscópio eletrônico
… Embora tenham sido utilizados circuitos NMOS para realizar as experiências, a técnica é aplicável a circuitos MOS em geral. Resultados experimentais, utilizando circuitos projetados no PGCC, são apresentados.
-
Switch-Level Timing Simulation of Mos Vlsi Circuits
… in this thesis can handle only n-channel MOS (NMOS) circuits, but are easily extendible to handle complementary MOS (CMOS) circuits as well.
-
The Degradation and Time-dependent Breakdown of P-type Mosfets with a High-k Dielectric
… in PMOS occurred in the same manner as NMOS devices.
-
Millimeter-Wave and Sub-Terahertz Parametric Harmonic Generation
… (RFMs) are designed based on antiparallel nMOS-varactor pairs (APNVP) and switched-capacitor varactor (SCV) pairs. The SCV can obtain the ratio of maximum-to-minimum capacitance as high as 20, almost 10 times better than that of MOS varactors. The SCV-based RFM demonstrates much better …
-
Biosignal acquisition for epidermal electronics
… A technique that increases the gain of NMOS-only amplifiers is presented, analyzed, and tested. A 20-dB gain represents a 6.5x increase over the previous generation of single stage skin-conformal amplifiers. Furthermore, a technique that amplifies the residual voltage of electrode arrays …
-
Characterization and Modeling of Low Frequency Noise and Dielectric Traps in Scaled MOSFET Devices
… theory. Our experimental work focuses on scaled NMOS devices with a composite dielectric consisting of a 0.5 nm SiO<sub>2</sub> covered with a high-K, 1.6 nm HfO<sub>2</sub> with a metal gate. In the past, Coulomb scattering was assumed to arise from trapping centers located at the …
-
Topics in Totally Self-Checking Circuits and Testable Cmos Circuits
… implementing existing gate-level TSC circuits in nMOS, Domino-CMOS and standard CMOS technologies, so that they are TSC with respect to physical failures, are described. Design methods that reduce the transistor count, delay and the number of tests of TSC checkers are also given.
Page 1 of 3