An Exploration of the Feasibility of FPGA Implementation of Face Recognition Using Eigenfaces

Biometric identification has been a major force since 1990's. There are different types of approaches for it; one of the most significant approaches is face recognition. Over the past two decades, face recognition techniques have improved significantly, the main focus being the development of efficient algorithm. The state of art algorithms with good recognition rate are implemented using programming languages such as C++, JAVA and MATLAB, these requires a fast and computationally efficient hardware such as workstations. If the face recognition algorithms could be written in a Hardware Description Language, they could be implemented in an FPGA. In this thesis we have choose the eigenfaces algorithm, since it is simple and very efficient, this algorithm is first solved analytically, and then the architecture is designed for FPGA implementation. We then develop the Verilog module for each of these modules and test their functionality using a Verilog Simulator and finally we discuss the feasibility of FPGA implementation. Implementing the face recognition technology in an FPGA would mean that they would require relatively low power and the size is drastically reduced when compared to the workstations. They would also be much faster and efficient, since they are specifically designed for face recognition.

Name thesis:degree_name

M.A.Sc.

Level thesis:degree_level

Masters

Discipline thesis:degree_discipline

Electrical and Computer Engineering

Grantor

University of Windsor

Year dc:date.issued

2012

Author dc:creator

• Anbalagan, Vinod

Advisors dc:contributor.advisor

• Wu, Jonathan
• Khalid, Mohammad A. S.

Contributors dc:contributor

• seren@uwindsor.ca

Licence

• http://creativecommons.org/licenses/by-nc-nd/4.0/

Language dc:language.iso

en_CA

Handle dc:identifier.uri

https://hdl.handle.net/20.500.14776/7141

OAI identifier oai:identifier

oai:uwindsor.scholaris.ca:20.500.14776/7141