Multiple-Pass Pipelining: Enhancing in-Order Microarchitectures to Out-of-Order Performance

"With two-pass pipelining, programs execute on two in-order back-end pipelines coupled by a queue. The ""advance"" pipeline often defers instructions dispatching with unready operands rather than stalling. The ""backup"" pipeline allows concurrent resolution of instructions deferred by the first pipeline allowing overlapping of useful ""advanced"" execution with miss resolution. Multipass pipelining is based upon a similar concept, but overcomes the shortfalls of two-pass pipelining through simultaneous execution of architectural and advance instructions on a common pipeline in a simultaneous multithreading-like fashion. These techniques perform similarly to achievable out-of-order designs while comparing favorably in terms of power and complexity. An accompanying compiler technique and instruction marking further enhances the handling of miss latencies and reduces fruitless speculative execution by statically denoting instructions that, when stalled, indicate there is little opportunity for advanced execution."

Name thesis:degree_name

Ph.D.

Level thesis:degree_level

Dissertation

Discipline thesis:degree_discipline

Electrical Engineering

Grantor

University of Illinois at Urbana-Champaign

Year dc:date

2015

Author dc:creator

• Barnes, Ronald D., Jr

Contributors dc:contributor

• Hwu, Wen-Mei W.

• Engineering, Electronics and Electrical

Language dc:language

eng

Identifier

(MiAaPQ)AAI3182218

OAI identifier oai:identifier

oai:www.ideals.illinois.edu:2142/80900