Gate current modeling of tunneling real-space transfer transistor with negative differential resistance

In this project, the modeling of gate current is introduced to obtain a negative differential resistance (NDR) on a dual-channel tunneling real-space transfer transistor (TRSTT). The device was fabricated on a GaAs (100) substrate with a GaAs/InGaAs/GaAs straddling heterostructure. According to the experimental data reported by Yu et al. in 2010 [1], they demonstrate an InGaAs and \delta-doped GaAs dual-channel TRSTT device with an \lambda-type NDR in a low drain-source voltage (VDS), which reaches a peak-to-valley current ratio of 3.3. Meanwhile, the gate-source current sharply increases at the same applied VDS. The thesis aims to build current models to reproduce these I-V characteristics, and to investigate the mechanism of current-controllable NDR effects. The drain-source I-V relation without leakage has been first derived and simulated to fit the experimental data and set down constants for later modeling processes. Then an analytic model of the gate current IG is introduced. The simulated results obtained a sharp drop similar to experimental data. The gate current model involves intermediate modeling processes such as tunnel probability (\theta_y), velocity of charges (\upsilon_y) approach to quantum well (QW), charge distribution function (f(E)), and potential difference along the channel (V (x)). These models are discussed in a progressive path step by step, which includes numerical derivation and simulations. The current flow direction will be analyzed as a core point. The complementary drain-source I-V characteristic relation is produced by considering the gate current derived before and generating a family of curves in a \lambda-shaped NDR in the same VDS region with a sharp drop of IG. All the simulations are done by mathematical iterating in Matlab with the Illinois Taub Cluster as simulator source. The simulated results will be compared with experimental data to verify the high reliability of the model. In the last section of the project, the limitation of the uncomplementary derivation of V (x) after device saturation will be discussed, accompanied by suggestions for future improvements.

Name thesis:degree_name

M.S.

Level thesis:degree_level

Thesis

Discipline thesis:degree_discipline

Electrical & Computer Engr

Grantor

University of Illinois at Urbana-Champaign

Year dc:date

2015

Author dc:creator

• Zhu, Lida

• negative differential resistance (NDR)
• tunneling real-space transfer transistor (TRSTT)
• tunnel probability

Statement dc:rights

• Copyright 2015 Lida Zhu

Language dc:language

en

Handle dc:identifier

http://hdl.handle.net/2142/78689

OAI identifier oai:identifier

oai:www.ideals.illinois.edu:2142/78689