Hybrid coherence for scalable multicore architectures

Made available in DSpace on 2011-01-14T22:43:29Z (GMT). No. of bitstreams: 2 Kelm_John.pdf: 2626023 bytes, checksum: 069d102e87802f19ba796da9758e8be9 (MD5) license.txt: 4057 bytes, checksum: 83ce7b997e74195078c3d8fca669fdd2 (MD5)

Name thesis:degree_name

Ph.D.

Level thesis:degree_level

Dissertation

Discipline thesis:degree_discipline

Electrical & Computer Engr

Grantor

University of Illinois at Urbana-Champaign

Year dc:date

2011

Author dc:creator

• Kelm, John H.

Contributors dc:contributor

• Lumetta, Steven S.
• Frank, Matthew I.
• Chen, Deming
• Patel, Sanjay J.

• Accelerator architecture
• hybrid architectures
• memory model
• cache coherence

Statement dc:rights

• Copyright 2010 John H. Kelm

Language dc:language

en

Handle dc:identifier

http://hdl.handle.net/2142/18272

OAI identifier oai:identifier

oai:www.ideals.illinois.edu:2142/18272