Design of a low-power analog circuit for an implantable RFID-enabled device with passive pressure sensor

A low-power analog core for an implantable RFID-enabled pressure measurement system is designed. The analog core includes the power generation block for the system, the clock extractor for the digital core and the pressure sensor data converter. Circuit design constraints of low-power consumption and small form factor were followed in the implementation of the analog core. A new low-power analog-to-digital converter (ADC) for the pressure sensor is designed. The designed data converter is implemented using charge-distribution technique which consumes 90 µW of power and has a resolution of 12 bits making it suitable for such energy-constrained applications. The designed ADC is targeted towards a commercially available passive capacitive pressure sensor (microFab E1.3N). Cadence Virtuoso 6.1 Analog Design Environment simulators are used to design, test and compare the schematic and post-layout simulations of the components. The developed analog circuit will be a part of an implantable RFID chip with passive sensors which can communicate with RFID readers.

Name thesis:degree_name

M.S.

Level thesis:degree_level

Masters

Discipline thesis:degree_discipline

Electrical Engineering (UMKC)

Grantor dc:publisher

University of Missouri-Kansas City

Year dc:date.issued

2011

Author dc:creator

• Kar, Sagnik, 1986-

Advisor dc:contributor.advisor

• León-Salas, Walter D. (Walter Daniel)

Language dc:language.iso

en_US

Handle dc:identifier.uri

http://hdl.handle.net/10355/11417

OAI identifier oai:identifier

oai:mospace.umsystem.edu:10355/11417