Massachusetts Institute of Technology
Tardigrade: A Hardware Accelerator for Sparse Matrix Multiplication and Sparse Convolution
Abstract
dc:description.abstractSparse matrix-sparse matrix multiplication (SpMSpM) and sparse convolution are critical primitive operations for scientific computing and deep learning. Prior work has proposed accelerators for each of these primitives, but these systems are often specialized to run either SpMSpM or sparse convolution efficiently. Although there are methods to run sparse convolution on an SpMSpM accelerator, and vice versa, this typically incurs unnecessary space overheads, higher memory traffic, or reduced performance. Ideally, a single hardware accelerator should provide native support for both operations. This work addresses this challenge through Tardigrade, a hardware accelerator for both SpMSpM and sparse convolution. Tardigrade extends the design of Gamma, a recent hardware accelerator for SpMSpM, to accelerate sparse convolution while retaining its SpMSpM capabilities. We compare Tardigrade’s performance against that of Gamma and recent accelerators for sparse convolutional neural networks (CNNs). Tardigrade shows comparable performance on SpMSpM and achieves a gmean 3.1× improvement in speed on sparse convolution.
Degree
thesis:*- Name thesis:degree_name
- Master
- Department dc:contributor.department
- Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
- Grantor dc:publisher
- Massachusetts Institute of Technology
- Year dc:date.issued
- 2023
Author and committee
dc:creator, dc:contributor.*- Author dc:creator
-
- Attaluri, Nithya
- Advisor dc:contributor.advisor
-
- Sanchez, Daniel
Rights
dc:rights- Statement dc:rights
-
- In Copyright - Educational Use Permitted
- Copyright retained by author(s)
- Licence dc:rights.uri
Identifiers
dc:identifier.*- Handle dc:identifier.uri
- https://hdl.handle.net/1721.1/151316
- OAI identifier oai:identifier
- oai:dspace.mit.edu:1721.1/151316