Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 20 of 126 for “"AND gate"”.
-
Branch Guided Metrics for Functional and Gate-level Testing
… increasing complexity of modern day processors and system-on-a-chip (SOCs), designers invest a lot of time and resources into testing and validating these designs. To reduce the time-to-market and cost, the techniques used to validate these designs have to constantly improve. Since most of the …
-
Machine-learning-assisted state and gate engineering for quantum technologies
… of such an interdisciplinary line of research and illustrates how machine learning provides a valuable add-on to standard techniques used in the context of quantum technologies. <br/><br/>Specifically, we will first study the problem of devising time-independent dynamics implementing target …
-
Comparative wearing tests on different makes of globe and gate valves
Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Mechanical Engineering, 1910.
-
System and Gate-level Dynamic Electrothermal Simulation of Three Dimensional Integrated Circuits.
North Carolina State University Theses Electrical and Computer Engineering.
-
Green engineering and gate-to gate life cycle assessments for pharmaceutical products
… of this thesis focused on the environmental and processing metrics during the development of two different drugs. Previous research in life cycle assessments and green engineering have focused on other products and processes, but only a limited amount of studies have been conducted for …
-
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
The Double-Gate and Gate-all-Around are said to be the promising candidates to pursue Complementary-Metal-Oxide Semiconductor scaling. When the device is scaled down, several problems arise such as the short-channel effect, excessive transistor gate leakage and power consumption. The purpose of …
-
Galvanic isolation interface and gate driver for power switching systems in GaN technology [Interfaccia di isolamento galvanico e gate driver per sistemi di commutazione di potenza in tecnologia GaN]
… e circuiti innovativi per pilotaggio di gate. Inoltre, la tesi introduce tecniche innovative per affrontare le sfide associate ai dispositivi GaN, come l’elevata variabilità dei parametri, l’assenza di transistor a canale p e la necessità di una protezione ESD efficace. I risultati …
-
Comportement hydrodynamique des barrières réactives in situ utilisées pour la diffusion passive
Les eaux souterraines sont consommées par une grande proportion de la population mondiale incluant le Canada et le Québec. En raison de la sollicitation des sols et des aquifères par l'activité humaine, plusieurs produits chimiques contaminent les eaux souterraines, particulièrement les produits …
-
Stochastic modeling of inducible logical gates in Escherichia coli
… We extend a previous study of a logical AND gate system by observing the effect of individual components of this system on its functionality using experimental techniques and computational models. The previous AND gate was synthesized using operator sequences from the well characterized …
-
Functional models for MOS VLSI circuits
… generation of functional models for switch- and gate-level circuits is presented. In addition, the use of these models is considered in four CAD applications: switch-level simulation, verification of transistor-level circuits, the initializability of synchronous sequential circuits, and …
-
Finite Element Method Modeling Of Advanced Electronic Devices
… structure with multi-step discontinuities and soft wall lateral confinement. Radiation mechanism and conditions are examined by numerical simulation of dispersion relations and transport properties. The study of geometry variations shows its significant impact on the radiation intensity and …
-
EMI Suppression and Performance Enhancement for Truly Differential Gate Drivers
The increasing market demand for wideband gap (WBG) power switches has led to heightened competition to increase converter power density, switching frequencies, and reduce form factor, among other factors. However, this technology has also brought about an increase in encounters with …
-
Split gate tunnel barriers in double top gated silicon metal-oxide-semiconductor nanostructures
… due to the weak spin-orbit coupling of silicon and the ability to eliminate background nuclear spins by isotopic enrichment. One way spin qubits can be realized in silicon is by using donor-bound electron spins. Individual donor atoms intentionally implanted into tunnel barriers of silicon have …
-
Processing-Microstructure Models for Short- and Long-Fiber Thermoplastic Composites
… molding simulation. Both a literature review and our experimental data strongly suggest that the majority of fiber length degradation occurs in the earlier stages of injection molding, in the screw nozzle, runners, and gate. A better understanding of the melting and flow conditions upstream of …
-
Anomalous Hall effect and persistent valley currents in graphene p-n junctions/
… valley currents can be controlled via the bias and gate voltages, enabling a variety of potentially useful valley transport phenomena.
-
Electron transport in ultrathin-body fully depleted n-MOSFETS fabricated on strained silicon directly on insulator with body thickness ranging from 22nm to 25 nm
… the body thickness is scaled. Effective mobility and device body thickness were extracted using current-voltage and gate-to-channel capacitance-voltage measurements as well as cross section transmission electron microscopy. Devices with body thicknesses ranging from 2 nm to 25 nm are studied. …
-
Numerical Synthesis of Arbitrary Multi-Qubit Unitaries with low 𝑇-Count
Quantum gate synthesis based on numerical optimization produces efficient circuits for NISQ (Noisy Intermediate-Scale Quantum) computing by minimizing the num- ber of two-qubit gates. The requirements for fault tolerant quantum computing are significantly different in that some single qubit gates …
-
A Constant ON-Time 3-Level Buck Converter for Low Power Applications
… load condition, primarily from their power stage and control being optimized for heavy load. The battery life of a smart camera can be extended through improvement of the light load efficiency of the buck converter. This thesis research investigated the first stage converter of a car black box to …
Page 1 of 7