Low-energy radix-2 serial and parallel FFT designs

The push for portable electronics for communication and biomedical applications has accelerated the growing momentum for high performance and low energy hardware implementations of the Fast Fourier Transform (FFT). This work presents several new hardware implementations of the radix-2 FFT algorithms that take advantage of intermittent data and parallelism to reduce the energy per FFT. In the modified serial design, by using a low-power control memory and a pipelined data look-ahead controller to optimize processing of sequences of data with zeros, up to 45% of energy savings are achieved as compared to the baseline design. Two fully parallel FFTs with different datapaths are also developed based on a FFT flow diagram with the same geometry in each stage. Energy savings of up to 90% (an order of magnitude) are achieved as compared to the baseline design. These results are demonstrated through post-layout and parasitic extraction Nanosim simulations with 90nm standard cell libraries.

Department dc:contributor.department

Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.

Grantor dc:publisher

Massachusetts Institute of Technology

Year dc:date.issued

2013

Author dc:creator

• Zhang, DongNi

Advisor dc:contributor.advisor

• Anantha P. Chandrakasan.

• Electrical Engineering and Computer Science.

Statement dc:rights

• M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.

Licence dc:rights.uri

• http://dspace.mit.edu/handle/1721.1/7582

Language dc:language.iso

eng

Handle dc:identifier.uri

http://hdl.handle.net/1721.1/84855

OAI identifier oai:identifier

oai:dspace.mit.edu:1721.1/84855