{"id":{"repo_id":"york","oai_identifier":"oai:yorkspace.library.yorku.ca:10315/42539"},"canonical_url":"https://search.dev.ndltd.org/etd/york/oai:yorkspace.library.yorku.ca:10315/42539","repository":{"repo_id":"york","name":"York University","base_url":"https://yorkspace.library.yorku.ca/oai/request"},"display":{"title":"A High-Speed and Low-Noise Nanopore Amplifier and Event Detector","abstract":"This thesis focus on the design of an improved-accuracy algorithm for real-time nanopore-based signal detection (e.g. base calling) and high-speed nanopore signal measurement circuits with low-noise. First, the proposed approach is based on the cumulative sum technique but employs a decision-directed policy coupled with a post-decision correction mechanism to achieve at least a 10× accuracy improvement over a previously reported method. As a result the new technique can better accommodate high-speed embedded nanopore measurement applications such as DNA sequencing. For the circuit design, we apply the CMOS technology since the nanopore-based molecular sensing affords a close coupling between DNA sequencing and semiconductor signal processing. The key analog front-end components of such an ASIC are described herein. In particular, the design of a 3-MHz 130-nm CMOS front-end with reduced area, 2× reduction in power, and 25% noise improvement compare with state of-the-art designs.","abstract_html":"This thesis focus on the design of an improved-accuracy algorithm for real-time nanopore-based signal detection (e.g. base calling) and high-speed nanopore signal measurement circuits with low-noise. First, the proposed approach is based on the cumulative sum technique but employs a decision-directed policy coupled with a post-decision correction mechanism to achieve at least a 10× accuracy improvement over a previously reported method. As a result the new technique can better accommodate high-speed embedded nanopore measurement applications such as DNA sequencing. For the circuit design, we apply the CMOS technology since the nanopore-based molecular sensing affords a close coupling between DNA sequencing and semiconductor signal processing. The key analog front-end components of such an ASIC are described herein. In particular, the design of a 3-MHz 130-nm CMOS front-end with reduced area, 2× reduction in power, and 25% noise improvement compare with state of-the-art designs.","abstract_has_math":false,"creators":["Huang, Yiyun"],"institution":null,"degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":["Magierowski, Sebastian"],"committee_chairs":[],"committee_members":[],"year":2024,"date_issued":"2024-11-07","date_published":"2024-11-07","updated_at":"2026-07-24T06:33:34Z","subjects":["Electrical engineering","Computer engineering"],"languages":["en"],"rights":["Author owns copyright, except where explicitly noted. Please contact the author directly with licensing requests."],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://hdl.handle.net/10315/42539","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Magierowski, Sebastian"]},{"key":"dc:creator","label":"Author","values":["Huang, Yiyun"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2024-11-07T14:27:12Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2024-11-07T14:27:12Z"]},{"key":"dc:date.issued","label":"Date","values":["2024-11-07"]},{"key":"dc:type","label":"Dc Type","values":["Electronic Thesis or Dissertation"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Electrical engineering","Computer engineering"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Author owns copyright, except where explicitly noted. Please contact the author directly with licensing requests."]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://hdl.handle.net/10315/42539"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["This thesis focus on the design of an improved-accuracy algorithm for real-time nanopore-based signal detection (e.g. base calling) and high-speed nanopore signal measurement circuits with low-noise. First, the proposed approach is based on the cumulative sum technique but employs a decision-directed policy coupled with a post-decision correction mechanism to achieve at least a 10× accuracy improvement over a previously reported method. As a result the new technique can better accommodate high-speed embedded nanopore measurement applications such as DNA sequencing. For the circuit design, we apply the CMOS technology since the nanopore-based molecular sensing affords a close coupling between DNA sequencing and semiconductor signal processing. The key analog front-end components of such an ASIC are described herein. In particular, the design of a 3-MHz 130-nm CMOS front-end with reduced area, 2× reduction in power, and 25% noise improvement compare with state of-the-art designs."]},{"key":"dc:title","label":"Title","values":["A High-Speed and Low-Noise Nanopore Amplifier and Event Detector"]}]}],"canonical_facts":{"dc:contributor.advisor":["Magierowski, Sebastian"],"dc:creator":["Huang, Yiyun"],"dc:date.accessioned":["2024-11-07T14:27:12Z"],"dc:date.available":["2024-11-07T14:27:12Z"],"dc:date.issued":["2024-11-07"],"dc:description.abstract":["This thesis focus on the design of an improved-accuracy algorithm for real-time nanopore-based signal detection (e.g. base calling) and high-speed nanopore signal measurement circuits with low-noise. First, the proposed approach is based on the cumulative sum technique but employs a decision-directed policy coupled with a post-decision correction mechanism to achieve at least a 10× accuracy improvement over a previously reported method. As a result the new technique can better accommodate high-speed embedded nanopore measurement applications such as DNA sequencing. For the circuit design, we apply the CMOS technology since the nanopore-based molecular sensing affords a close coupling between DNA sequencing and semiconductor signal processing. The key analog front-end components of such an ASIC are described herein. In particular, the design of a 3-MHz 130-nm CMOS front-end with reduced area, 2× reduction in power, and 25% noise improvement compare with state of-the-art designs."],"dc:identifier.uri":["https://hdl.handle.net/10315/42539"],"dc:language":["en"],"dc:rights":["Author owns copyright, except where explicitly noted. Please contact the author directly with licensing requests."],"dc:subject":["Electrical engineering","Computer engineering"],"dc:title":["A High-Speed and Low-Noise Nanopore Amplifier and Event Detector"],"dc:type":["Electronic Thesis or Dissertation"]},"updated_at":"2026-07-24T06:33:34Z"}