{"id":{"repo_id":"vu-aus","oai_identifier":"oai:eprints.vu.edu.au:15996"},"canonical_url":"https://search.dev.ndltd.org/etd/vu-aus/oai:eprints.vu.edu.au:15996","repository":{"repo_id":"vu-aus","name":"Victoria University (Australia)","base_url":"https://vuir.vu.edu.au/cgi/oai2"},"display":{"title":"A reconfigurable high speed analog to digital converter architecture for ultra wideband devices","abstract":"In a world where wires still dominate high speed low power data communication, Ultra Wideband (UWB) medium has the potential to revolutionise wireless data transmission and reception. A core component of any communications device is its ability to convert real time analog signals to discrete values for fast and efficient processing. This gate that links the digital backend with the analogue front end in is the Analogue to Digital Converter. This thesis presents the design and implementation of two unique high speed analog to digital converters for Ultra Wideband radio. The first design is a custom fully differential Flash based analogue to digital converter with a finite output resolution of 4 bits and an effective sampling rate of 5 Gsps. The second design implemented is a novel fully differential reconfigurable analog to digital converter.","abstract_html":"In a world where wires still dominate high speed low power data communication, Ultra Wideband (UWB) medium has the potential to revolutionise wireless data transmission and reception. A core component of any communications device is its ability to convert real time analog signals to discrete values for fast and efficient processing. This gate that links the digital backend with the analogue front end in is the Analogue to Digital Converter. This thesis presents the design and implementation of two unique high speed analog to digital converters for Ultra Wideband radio. The first design is a custom fully differential Flash based analogue to digital converter with a finite output resolution of 4 bits and an effective sampling rate of 5 Gsps. The second design implemented is a novel fully differential reconfigurable analog to digital converter.","abstract_has_math":false,"creators":["Mohan, Anand"],"institution":"Victoria University","degree_name":"phd","degree_level":"doctoral","degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2010,"date_issued":"2010","date_published":"2010","updated_at":"2026-07-24T06:33:20Z","subjects":["0906 Electrical and Electronic Engineering","School of Engineering and Science"],"languages":["en"],"rights":[],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":null,"outbound_label":null,"outbound_source":null},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:creator","label":"Author","values":["Mohan, Anand"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2010"]},{"key":"dc:date.issued","label":"Date","values":["2010"]},{"key":"dc:publisher.department","label":"Dc Publisher Department","values":["School of Engineering and Science"]},{"key":"dc:publisher.institution","label":"Dc Publisher Institution","values":["Victoria University"]},{"key":"dc:relation.isreferencedby","label":"Dc Relation Isreferencedby","values":["https://vuir.vu.edu.au/15996/"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"dc:type.qualificationlevel","label":"Dc Type Qualificationlevel","values":["doctoral"]},{"key":"dc:type.qualificationname","label":"Dc Type Qualificationname","values":["phd"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["0906 Electrical and Electronic Engineering","School of Engineering and Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://vuir.vu.edu.au/15996/1/Anand_Mohan_PhD_Thesis.pdf"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["In a world where wires still dominate high speed low power data communication, Ultra Wideband (UWB) medium has the potential to revolutionise wireless data transmission and reception. A core component of any communications device is its ability to convert real time analog signals to discrete values for fast and efficient processing. This gate that links the digital backend with the analogue front end in is the Analogue to Digital Converter. This thesis presents the design and implementation of two unique high speed analog to digital converters for Ultra Wideband radio. The first design is a custom fully differential Flash based analogue to digital converter with a finite output resolution of 4 bits and an effective sampling rate of 5 Gsps. The second design implemented is a novel fully differential reconfigurable analog to digital converter."]},{"key":"dc:format","label":"Dc Format","values":["text"]},{"key":"dc:title","label":"Title","values":["A reconfigurable high speed analog to digital converter architecture for ultra wideband devices"]}]}],"canonical_facts":{"dc:creator":["Mohan, Anand"],"dc:date":["2010"],"dc:date.issued":["2010"],"dc:description.abstract":["In a world where wires still dominate high speed low power data communication, Ultra Wideband (UWB) medium has the potential to revolutionise wireless data transmission and reception. A core component of any communications device is its ability to convert real time analog signals to discrete values for fast and efficient processing. This gate that links the digital backend with the analogue front end in is the Analogue to Digital Converter. This thesis presents the design and implementation of two unique high speed analog to digital converters for Ultra Wideband radio. The first design is a custom fully differential Flash based analogue to digital converter with a finite output resolution of 4 bits and an effective sampling rate of 5 Gsps. The second design implemented is a novel fully differential reconfigurable analog to digital converter."],"dc:format":["text"],"dc:identifier.uri":["https://vuir.vu.edu.au/15996/1/Anand_Mohan_PhD_Thesis.pdf"],"dc:language":["en"],"dc:publisher.department":["School of Engineering and Science"],"dc:publisher.institution":["Victoria University"],"dc:relation.isreferencedby":["https://vuir.vu.edu.au/15996/"],"dc:subject":["0906 Electrical and Electronic Engineering","School of Engineering and Science"],"dc:title":["A reconfigurable high speed analog to digital converter architecture for ultra wideband devices"],"dc:type":["Thesis"],"dc:type.qualificationlevel":["doctoral"],"dc:type.qualificationname":["phd"]},"updated_at":"2026-07-24T06:33:20Z"}