{"id":{"repo_id":"vt","oai_identifier":"oai:vtechworks.lib.vt.edu:10919/74587"},"canonical_url":"https://search.dev.ndltd.org/etd/vt/oai:vtechworks.lib.vt.edu:10919/74587","repository":{"repo_id":"vt","name":"Virginia Tech","base_url":"https://vtechworks.lib.vt.edu/oai/request"},"display":{"title":"Design of a digital logic trainer","abstract":"In this thesis a binary digital system, capable of performing arithmetic operations, was developed from a simple two-state (binary digital) device. This binary digital system or digital computer could be programmed to add, subtract or multiply and perform many other logic functions. The above operations are performed serially in seven bit shift registers. The system is manually programmed using an Instruction Select Switch. During each phase of the development of the system, an example of the procedure used to reach a conclusion during that phase was explained at length. It is hoped that following and continually reapplying the basic procedures outlined in this thesis, particularly in the development of the Full Adder, would allow for the design of any moderately complex digital system.","abstract_html":"In this thesis a binary digital system, capable of performing arithmetic operations, was developed from a simple two-state (binary digital) device. This binary digital system or digital computer could be programmed to add, subtract or multiply and perform many other logic functions. The above operations are performed serially in seven bit shift registers. The system is manually programmed using an Instruction Select Switch. During each phase of the development of the system, an example of the procedure used to reach a conclusion during that phase was explained at length. It is hoped that following and continually reapplying the basic procedures outlined in this thesis, particularly in the development of the Full Adder, would allow for the design of any moderately complex digital system.","abstract_has_math":false,"creators":["Allen, James Dillino"],"institution":"Virginia Polytechnic Institute","degree_name":"Master of Science","degree_level":"masters","degree_discipline":"Electrical Engineering","degree_department":"Electrical Engineering","school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":1965,"date_issued":"1965","date_published":"1965","updated_at":"2026-07-22T22:18:39Z","subjects":[],"languages":["en_US"],"rights":["In Copyright"],"rights_urls":["http://rightsstatements.org/vocab/InC/1.0/"],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/10919/74587","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.department","label":"Department","values":["Electrical Engineering"]},{"key":"dc:creator","label":"Author","values":["Allen, James Dillino"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2017-01-30T21:03:16Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2017-01-30T21:03:16Z"]},{"key":"dc:date.issued","label":"Date","values":["1965"]},{"key":"dc:publisher","label":"Institution","values":["Virginia Polytechnic Institute"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"dc:type.dcmitype","label":"Dc Type Dcmitype","values":["Text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["masters"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Master of Science"]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["Virginia Polytechnic Institute"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["en_US"]},{"key":"dc:rights","label":"Dc Rights","values":["In Copyright"]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://rightsstatements.org/vocab/InC/1.0/"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/10919/74587"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["In this thesis a binary digital system, capable of performing arithmetic operations, was developed from a simple two-state (binary digital) device. This binary digital system or digital computer could be programmed to add, subtract or multiply and perform many other logic functions. The above operations are performed serially in seven bit shift registers. The system is manually programmed using an Instruction Select Switch. During each phase of the development of the system, an example of the procedure used to reach a conclusion during that phase was explained at length. It is hoped that following and continually reapplying the basic procedures outlined in this thesis, particularly in the development of the Full Adder, would allow for the design of any moderately complex digital system."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["Master of Science"]},{"key":"dc:format.mimetype","label":"Dc Format Mimetype","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Design of a digital logic trainer"]}]}],"canonical_facts":{"dc:contributor.department":["Electrical Engineering"],"dc:creator":["Allen, James Dillino"],"dc:date.accessioned":["2017-01-30T21:03:16Z"],"dc:date.available":["2017-01-30T21:03:16Z"],"dc:date.issued":["1965"],"dc:description.abstract":["In this thesis a binary digital system, capable of performing arithmetic operations, was developed from a simple two-state (binary digital) device. This binary digital system or digital computer could be programmed to add, subtract or multiply and perform many other logic functions. The above operations are performed serially in seven bit shift registers. The system is manually programmed using an Instruction Select Switch. During each phase of the development of the system, an example of the procedure used to reach a conclusion during that phase was explained at length. It is hoped that following and continually reapplying the basic procedures outlined in this thesis, particularly in the development of the Full Adder, would allow for the design of any moderately complex digital system."],"dc:description.degree":["Master of Science"],"dc:format.mimetype":["application/pdf"],"dc:identifier.uri":["http://hdl.handle.net/10919/74587"],"dc:language.iso":["en_US"],"dc:publisher":["Virginia Polytechnic Institute"],"dc:rights":["In Copyright"],"dc:rights.uri":["http://rightsstatements.org/vocab/InC/1.0/"],"dc:title":["Design of a digital logic trainer"],"dc:type":["Thesis"],"dc:type.dcmitype":["Text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["masters"],"thesis:degree_name":["Master of Science"],"thesis:institution_name":["Virginia Polytechnic Institute"]},"updated_at":"2026-07-22T22:18:39Z"}