{"id":{"repo_id":"vt","oai_identifier":"oai:vtechworks.lib.vt.edu:10919/45137"},"canonical_url":"https://search.dev.ndltd.org/etd/vt/oai:vtechworks.lib.vt.edu:10919/45137","repository":{"repo_id":"vt","name":"Virginia Tech","base_url":"https://vtechworks.lib.vt.edu/oai/request"},"display":{"title":"Timing distribution in VHDL behavioral models","abstract":"This thesis describes a new CAD tool, TIMESPEC, developed for solving the timing distribution problem of allocating realistic delays to the internal primitives of a digital device. The inconsistencies in the manufacturer's specifications are also detected and corrected. Therefore, TIMESPEC enables the use of imbedded timing in behavioral VHDL models, thereby providing accurate VHDL descriptions. Due to this modeling methodology, the end-to-end delays for all the paths in the digital device are made available. Also, due to the Register Transfer Level (RTL) of abstraction, which is represented by a process model graph, there is close correspondence with the actual device being modeled. Thus a better insight into the timing problems is provided and synthesis is possible from the resulting models. A linear programming approach is employed for solving the timing distribution problem. An interface is provided with an X-windows based graphical tool, the Modeler's Assistant. This provides a graphical interface for TIMESPEC. An important feature, that is made available by this interface, is the enumeration of all the input-to-output paths in the device. Thus a CAD tool is made available for system or chip designers/modelers for building accurate VHDL models where the timing is incorporated using the imbedded timing method.","abstract_html":"This thesis describes a new CAD tool, TIMESPEC, developed for solving the timing distribution problem of allocating realistic delays to the internal primitives of a digital device. The inconsistencies in the manufacturer's specifications are also detected and corrected. Therefore, TIMESPEC enables the use of imbedded timing in behavioral VHDL models, thereby providing accurate VHDL descriptions. Due to this modeling methodology, the end-to-end delays for all the paths in the digital device are made available. Also, due to the Register Transfer Level (RTL) of abstraction, which is represented by a process model graph, there is close correspondence with the actual device being modeled. Thus a better insight into the timing problems is provided and synthesis is possible from the resulting models. A linear programming approach is employed for solving the timing distribution problem. An interface is provided with an X-windows based graphical tool, the Modeler's Assistant. This provides a graphical interface for TIMESPEC. An important feature, that is made available by this interface, is the enumeration of all the input-to-output paths in the device. Thus a CAD tool is made available for system or chip designers/modelers for building accurate VHDL models where the timing is incorporated using the imbedded timing method.","abstract_has_math":false,"creators":["Gadagkar, Ashish"],"institution":"Virginia Tech","degree_name":"Master of Science","degree_level":"masters","degree_discipline":"Electrical Engineering","degree_department":"Electrical Engineering","school":null,"contributors":[],"advisors":[],"committee_chairs":["Armstrong, James R."],"committee_members":["Cyre, Walling R.","Gray, Festus Gail"],"year":1992,"date_issued":"1992-04-15","date_published":"1992-04-15","updated_at":"2026-07-22T22:20:07Z","subjects":[],"languages":["en"],"rights":["In Copyright"],"rights_urls":["http://rightsstatements.org/vocab/InC/1.0/"],"identifier_entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-10102009-020318"],"render_values":[{"text":"etd-10102009-020318","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/10919/45137","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.committeechair","label":"Committee Chair","values":["Armstrong, James R."]},{"key":"dc:contributor.committeemember","label":"Committee Member","values":["Cyre, Walling R.","Gray, Festus Gail"]},{"key":"dc:contributor.department","label":"Department","values":["Electrical Engineering"]},{"key":"dc:creator","label":"Author","values":["Gadagkar, Ashish"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2014-03-14T21:47:18Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2014-03-14T21:47:18Z","2009-10-10"]},{"key":"dc:date.issued","label":"Date","values":["1992-04-15"]},{"key":"dc:publisher","label":"Institution","values":["Virginia Tech"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"dc:type.dcmitype","label":"Dc Type Dcmitype","values":["Text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["masters"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Master of Science"]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["Virginia Polytechnic Institute and State University"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["In Copyright"]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://rightsstatements.org/vocab/InC/1.0/"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-10102009-020318"]},{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/10919/45137"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["This thesis describes a new CAD tool, TIMESPEC, developed for solving the timing distribution problem of allocating realistic delays to the internal primitives of a digital device. The inconsistencies in the manufacturer's specifications are also detected and corrected. Therefore, TIMESPEC enables the use of imbedded timing in behavioral VHDL models, thereby providing accurate VHDL descriptions. Due to this modeling methodology, the end-to-end delays for all the paths in the digital device are made available. Also, due to the Register Transfer Level (RTL) of abstraction, which is represented by a process model graph, there is close correspondence with the actual device being modeled. Thus a better insight into the timing problems is provided and synthesis is possible from the resulting models. A linear programming approach is employed for solving the timing distribution problem. An interface is provided with an X-windows based graphical tool, the Modeler's Assistant. This provides a graphical interface for TIMESPEC. An important feature, that is made available by this interface, is the enumeration of all the input-to-output paths in the device. Thus a CAD tool is made available for system or chip designers/modelers for building accurate VHDL models where the timing is incorporated using the imbedded timing method."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["Master of Science"]},{"key":"dc:format.medium","label":"Dc Format Medium","values":["BTD"]},{"key":"dc:format.mimetype","label":"Dc Format Mimetype","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Timing distribution in VHDL behavioral models"]}]}],"canonical_facts":{"dc:contributor.committeechair":["Armstrong, James R."],"dc:contributor.committeemember":["Cyre, Walling R.","Gray, Festus Gail"],"dc:contributor.department":["Electrical Engineering"],"dc:creator":["Gadagkar, Ashish"],"dc:date.accessioned":["2014-03-14T21:47:18Z"],"dc:date.available":["2014-03-14T21:47:18Z","2009-10-10"],"dc:date.issued":["1992-04-15"],"dc:description.abstract":["This thesis describes a new CAD tool, TIMESPEC, developed for solving the timing distribution problem of allocating realistic delays to the internal primitives of a digital device. The inconsistencies in the manufacturer's specifications are also detected and corrected. Therefore, TIMESPEC enables the use of imbedded timing in behavioral VHDL models, thereby providing accurate VHDL descriptions. Due to this modeling methodology, the end-to-end delays for all the paths in the digital device are made available. Also, due to the Register Transfer Level (RTL) of abstraction, which is represented by a process model graph, there is close correspondence with the actual device being modeled. Thus a better insight into the timing problems is provided and synthesis is possible from the resulting models. A linear programming approach is employed for solving the timing distribution problem. An interface is provided with an X-windows based graphical tool, the Modeler's Assistant. This provides a graphical interface for TIMESPEC. An important feature, that is made available by this interface, is the enumeration of all the input-to-output paths in the device. Thus a CAD tool is made available for system or chip designers/modelers for building accurate VHDL models where the timing is incorporated using the imbedded timing method."],"dc:description.degree":["Master of Science"],"dc:format.medium":["BTD"],"dc:format.mimetype":["application/pdf"],"dc:identifier.other":["etd-10102009-020318"],"dc:identifier.uri":["http://hdl.handle.net/10919/45137"],"dc:language.iso":["en"],"dc:publisher":["Virginia Tech"],"dc:rights":["In Copyright"],"dc:rights.uri":["http://rightsstatements.org/vocab/InC/1.0/"],"dc:title":["Timing distribution in VHDL behavioral models"],"dc:type":["Thesis"],"dc:type.dcmitype":["Text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["masters"],"thesis:degree_name":["Master of Science"],"thesis:institution_name":["Virginia Polytechnic Institute and State University"]},"updated_at":"2026-07-22T22:20:07Z"}