{"id":{"repo_id":"vt","oai_identifier":"oai:vtechworks.lib.vt.edu:10919/44415"},"canonical_url":"https://search.dev.ndltd.org/etd/vt/oai:vtechworks.lib.vt.edu:10919/44415","repository":{"repo_id":"vt","name":"Virginia Tech","base_url":"https://vtechworks.lib.vt.edu/oai/request"},"display":{"title":"Region detection and labeling of images in real-time using an FPGA-based custom computing platform","abstract":"Region detection can be defined as identifying connected components in an image. Connected component labelling is an important part of performing feature extraction. Industrial applications performing online image analysis may require a real-time implementation of a region labelling algorithm (typically processing 30 frames per second). Using application specific hardware or VLSI implementations to solve the problem sacrifices the ability to alter the design tradeoffs dynamically. General purpose software platforms are considerably slower for the task. While the massively parallel machines can accomplish the job without sacrificing the general purpose nature, they are highly un-economical. This research discusses an algorithm which was implemented on a FPGA-based reprogrammable hardware platform and demonstrates the effectiveness of custom computing platforms for high performance real-time image processing. The input to the system is VHDL, so the design can be modified very easily. Also, a variety of applications can be run on the system unlike application specific hardware or VLSI implementations.","abstract_html":"Region detection can be defined as identifying connected components in an image. Connected component labelling is an important part of performing feature extraction. Industrial applications performing online image analysis may require a real-time implementation of a region labelling algorithm (typically processing 30 frames per second). Using application specific hardware or VLSI implementations to solve the problem sacrifices the ability to alter the design tradeoffs dynamically. General purpose software platforms are considerably slower for the task. While the massively parallel machines can accomplish the job without sacrificing the general purpose nature, they are highly un-economical. This research discusses an algorithm which was implemented on a FPGA-based reprogrammable hardware platform and demonstrates the effectiveness of custom computing platforms for high performance real-time image processing. The input to the system is VHDL, so the design can be modified very easily. Also, a variety of applications can be run on the system unlike application specific hardware or VLSI implementations.","abstract_has_math":false,"creators":["Rachakonda, Ramana V."],"institution":"Virginia Tech","degree_name":"Master of Science","degree_level":"masters","degree_discipline":"Electrical Engineering","degree_department":"Electrical Engineering","school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":1995,"date_issued":"1995","date_published":"1995","updated_at":"2026-07-22T22:20:35Z","subjects":[],"languages":["en"],"rights":["In Copyright"],"rights_urls":["http://rightsstatements.org/vocab/InC/1.0/"],"identifier_entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-08222009-040619"],"render_values":[{"text":"etd-08222009-040619","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/10919/44415","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.department","label":"Department","values":["Electrical Engineering"]},{"key":"dc:creator","label":"Author","values":["Rachakonda, Ramana V."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2014-03-14T21:43:37Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2014-03-14T21:43:37Z","2009-08-22"]},{"key":"dc:date.issued","label":"Date","values":["1995"]},{"key":"dc:publisher","label":"Institution","values":["Virginia Tech"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"dc:type.dcmitype","label":"Dc Type Dcmitype","values":["Text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["masters"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Master of Science"]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["Virginia Polytechnic Institute and State University"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["In Copyright"]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://rightsstatements.org/vocab/InC/1.0/"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-08222009-040619"]},{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/10919/44415"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["Region detection can be defined as identifying connected components in an image. Connected component labelling is an important part of performing feature extraction. Industrial applications performing online image analysis may require a real-time implementation of a region labelling algorithm (typically processing 30 frames per second). Using application specific hardware or VLSI implementations to solve the problem sacrifices the ability to alter the design tradeoffs dynamically. General purpose software platforms are considerably slower for the task. While the massively parallel machines can accomplish the job without sacrificing the general purpose nature, they are highly un-economical. This research discusses an algorithm which was implemented on a FPGA-based reprogrammable hardware platform and demonstrates the effectiveness of custom computing platforms for high performance real-time image processing. The input to the system is VHDL, so the design can be modified very easily. Also, a variety of applications can be run on the system unlike application specific hardware or VLSI implementations."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["Master of Science"]},{"key":"dc:format.medium","label":"Dc Format Medium","values":["BTD"]},{"key":"dc:format.mimetype","label":"Dc Format Mimetype","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Region detection and labeling of images in real-time using an FPGA-based custom computing platform"]}]}],"canonical_facts":{"dc:contributor.department":["Electrical Engineering"],"dc:creator":["Rachakonda, Ramana V."],"dc:date.accessioned":["2014-03-14T21:43:37Z"],"dc:date.available":["2014-03-14T21:43:37Z","2009-08-22"],"dc:date.issued":["1995"],"dc:description.abstract":["Region detection can be defined as identifying connected components in an image. Connected component labelling is an important part of performing feature extraction. Industrial applications performing online image analysis may require a real-time implementation of a region labelling algorithm (typically processing 30 frames per second). Using application specific hardware or VLSI implementations to solve the problem sacrifices the ability to alter the design tradeoffs dynamically. General purpose software platforms are considerably slower for the task. While the massively parallel machines can accomplish the job without sacrificing the general purpose nature, they are highly un-economical. This research discusses an algorithm which was implemented on a FPGA-based reprogrammable hardware platform and demonstrates the effectiveness of custom computing platforms for high performance real-time image processing. The input to the system is VHDL, so the design can be modified very easily. Also, a variety of applications can be run on the system unlike application specific hardware or VLSI implementations."],"dc:description.degree":["Master of Science"],"dc:format.medium":["BTD"],"dc:format.mimetype":["application/pdf"],"dc:identifier.other":["etd-08222009-040619"],"dc:identifier.uri":["http://hdl.handle.net/10919/44415"],"dc:language.iso":["en"],"dc:publisher":["Virginia Tech"],"dc:rights":["In Copyright"],"dc:rights.uri":["http://rightsstatements.org/vocab/InC/1.0/"],"dc:title":["Region detection and labeling of images in real-time using an FPGA-based custom computing platform"],"dc:type":["Thesis"],"dc:type.dcmitype":["Text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["masters"],"thesis:degree_name":["Master of Science"],"thesis:institution_name":["Virginia Polytechnic Institute and State University"]},"updated_at":"2026-07-22T22:20:35Z"}