{"id":{"repo_id":"vt","oai_identifier":"oai:vtechworks.lib.vt.edu:10919/42204"},"canonical_url":"https://search.dev.ndltd.org/etd/vt/oai:vtechworks.lib.vt.edu:10919/42204","repository":{"repo_id":"vt","name":"Virginia Tech","base_url":"https://vtechworks.lib.vt.edu/oai/request"},"display":{"title":"Median and morphological filtering of images in real time using an FPGA-based custom computing platform","abstract":"This thesis describes the design and implementation of real-time image-processing tasks on a custom computing platform called Splash-2. The tasks that have been implemented are image histogram generation, median filtering using 3X3 neighborhoods, and morphological dilation and erosion. These problems are computationally intensive, involving large amounts of data. The problems are especially difficult when the images need to be processed at real-time rates, typically 30 frames per second. Splash-2 is a reconfigurable FFPGA-based attached processor featuring several programmable processing elements and programmable communication paths. Although not designed specifically for image-processing applications, it possesses architectural properties that make it well suited for high speed computations and data transfer rates that are characteristic of this class of problems. This thesis discusses the design process which has been used to map the tasks to Splash-2, and presents results which demonstrate the effectiveness of custom computing platforms for high performance image processing.","abstract_html":"This thesis describes the design and implementation of real-time image-processing tasks on a custom computing platform called Splash-2. The tasks that have been implemented are image histogram generation, median filtering using 3X3 neighborhoods, and morphological dilation and erosion. These problems are computationally intensive, involving large amounts of data. The problems are especially difficult when the images need to be processed at real-time rates, typically 30 frames per second. Splash-2 is a reconfigurable FFPGA-based attached processor featuring several programmable processing elements and programmable communication paths. Although not designed specifically for image-processing applications, it possesses architectural properties that make it well suited for high speed computations and data transfer rates that are characteristic of this class of problems. This thesis discusses the design process which has been used to map the tasks to Splash-2, and presents results which demonstrate the effectiveness of custom computing platforms for high performance image processing.","abstract_has_math":false,"creators":["Tarmaster, Adit"],"institution":"Virginia Tech","degree_name":"Master of Science","degree_level":"masters","degree_discipline":"Electrical Engineering","degree_department":"Electrical Engineering","school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":1994,"date_issued":"1994","date_published":"1994","updated_at":"2026-07-22T22:19:29Z","subjects":[],"languages":["en"],"rights":["In Copyright"],"rights_urls":["http://rightsstatements.org/vocab/InC/1.0/"],"identifier_entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-04252009-040526"],"render_values":[{"text":"etd-04252009-040526","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/10919/42204","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.department","label":"Department","values":["Electrical Engineering"]},{"key":"dc:creator","label":"Author","values":["Tarmaster, Adit"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2014-03-14T21:34:25Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2014-03-14T21:34:25Z","2009-04-25"]},{"key":"dc:date.issued","label":"Date","values":["1994"]},{"key":"dc:publisher","label":"Institution","values":["Virginia Tech"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"dc:type.dcmitype","label":"Dc Type Dcmitype","values":["Text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["masters"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Master of Science"]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["Virginia Polytechnic Institute and State University"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["In Copyright"]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://rightsstatements.org/vocab/InC/1.0/"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-04252009-040526"]},{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/10919/42204"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["This thesis describes the design and implementation of real-time image-processing tasks on a custom computing platform called Splash-2. The tasks that have been implemented are image histogram generation, median filtering using 3X3 neighborhoods, and morphological dilation and erosion. These problems are computationally intensive, involving large amounts of data. The problems are especially difficult when the images need to be processed at real-time rates, typically 30 frames per second. Splash-2 is a reconfigurable FFPGA-based attached processor featuring several programmable processing elements and programmable communication paths. Although not designed specifically for image-processing applications, it possesses architectural properties that make it well suited for high speed computations and data transfer rates that are characteristic of this class of problems. This thesis discusses the design process which has been used to map the tasks to Splash-2, and presents results which demonstrate the effectiveness of custom computing platforms for high performance image processing."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["Master of Science"]},{"key":"dc:format.medium","label":"Dc Format Medium","values":["BTD"]},{"key":"dc:format.mimetype","label":"Dc Format Mimetype","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Median and morphological filtering of images in real time using an FPGA-based custom computing platform"]}]}],"canonical_facts":{"dc:contributor.department":["Electrical Engineering"],"dc:creator":["Tarmaster, Adit"],"dc:date.accessioned":["2014-03-14T21:34:25Z"],"dc:date.available":["2014-03-14T21:34:25Z","2009-04-25"],"dc:date.issued":["1994"],"dc:description.abstract":["This thesis describes the design and implementation of real-time image-processing tasks on a custom computing platform called Splash-2. The tasks that have been implemented are image histogram generation, median filtering using 3X3 neighborhoods, and morphological dilation and erosion. These problems are computationally intensive, involving large amounts of data. The problems are especially difficult when the images need to be processed at real-time rates, typically 30 frames per second. Splash-2 is a reconfigurable FFPGA-based attached processor featuring several programmable processing elements and programmable communication paths. Although not designed specifically for image-processing applications, it possesses architectural properties that make it well suited for high speed computations and data transfer rates that are characteristic of this class of problems. This thesis discusses the design process which has been used to map the tasks to Splash-2, and presents results which demonstrate the effectiveness of custom computing platforms for high performance image processing."],"dc:description.degree":["Master of Science"],"dc:format.medium":["BTD"],"dc:format.mimetype":["application/pdf"],"dc:identifier.other":["etd-04252009-040526"],"dc:identifier.uri":["http://hdl.handle.net/10919/42204"],"dc:language.iso":["en"],"dc:publisher":["Virginia Tech"],"dc:rights":["In Copyright"],"dc:rights.uri":["http://rightsstatements.org/vocab/InC/1.0/"],"dc:title":["Median and morphological filtering of images in real time using an FPGA-based custom computing platform"],"dc:type":["Thesis"],"dc:type.dcmitype":["Text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["masters"],"thesis:degree_name":["Master of Science"],"thesis:institution_name":["Virginia Polytechnic Institute and State University"]},"updated_at":"2026-07-22T22:19:29Z"}