{"id":{"repo_id":"vt","oai_identifier":"oai:vtechworks.lib.vt.edu:10919/36702"},"canonical_url":"https://search.dev.ndltd.org/etd/vt/oai:vtechworks.lib.vt.edu:10919/36702","repository":{"repo_id":"vt","name":"Virginia Tech","base_url":"https://vtechworks.lib.vt.edu/oai/request"},"display":{"title":"ModelMaker: A Tool for Rapid Modeling from Device Descriptions","abstract":"This thesis describes a tool that facilitates rapid modeling of devices from informal documents. The ModelMaker tool facilitates the construction of models by analyzing the source specification document and presenting it based on the modeler's need. ModelMaker analyzes and indexes the source document for the noun phrases and identifiers it contains. When the modeler specifies the name of a pin or device that the modeler is working on, ModelMaker will recover any behavioral or structural information about the particular pin or device. ModelMaker can return this information based on the order of how relevant the information is to the model that the modeler is trying to build. The modeling language that can be used for this tool is VHDL. The initial VHDL model is derived from a block diagram of the source document using a schematic capture tool. This VHDL model can be edited inside ModelMaker to add behavioral code and to insert source document fragments as comments.","abstract_html":"This thesis describes a tool that facilitates rapid modeling of devices from informal documents. The ModelMaker tool facilitates the construction of models by analyzing the source specification document and presenting it based on the modeler's need. ModelMaker analyzes and indexes the source document for the noun phrases and identifiers it contains. When the modeler specifies the name of a pin or device that the modeler is working on, ModelMaker will recover any behavioral or structural information about the particular pin or device. ModelMaker can return this information based on the order of how relevant the information is to the model that the modeler is trying to build. The modeling language that can be used for this tool is VHDL. The initial VHDL model is derived from a block diagram of the source document using a schematic capture tool. This VHDL model can be edited inside ModelMaker to add behavioral code and to insert source document fragments as comments.","abstract_has_math":false,"creators":["Gunawan, Andreas Indra"],"institution":"Virginia Tech","degree_name":"Master of Science","degree_level":"masters","degree_discipline":"Electrical and Computer Engineering","degree_department":"Electrical and Computer Engineering","school":null,"contributors":[],"advisors":[],"committee_chairs":["Cyre, Walling R."],"committee_members":["Gray, Festus Gail","Armstrong, James R."],"year":1998,"date_issued":"1998-05-20","date_published":"1998-05-20","updated_at":"2026-07-22T22:19:33Z","subjects":["tool","modelmaker","vhdl","specification"],"languages":[],"rights":["In Copyright"],"rights_urls":["http://rightsstatements.org/vocab/InC/1.0/"],"identifier_entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-42798-12540"],"render_values":[{"text":"etd-42798-12540","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/10919/36702","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.committeechair","label":"Committee Chair","values":["Cyre, Walling R."]},{"key":"dc:contributor.committeemember","label":"Committee Member","values":["Gray, Festus Gail","Armstrong, James R."]},{"key":"dc:contributor.department","label":"Department","values":["Electrical and Computer Engineering"]},{"key":"dc:creator","label":"Author","values":["Gunawan, Andreas Indra"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2014-03-14T20:51:31Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2014-03-14T20:51:31Z","1998-05-28"]},{"key":"dc:date.issued","label":"Date","values":["1998-05-20"]},{"key":"dc:publisher","label":"Institution","values":["Virginia Tech"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["masters"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Master of Science"]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["Virginia Polytechnic Institute and State University"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["tool","modelmaker","vhdl","specification"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:rights","label":"Dc Rights","values":["In Copyright"]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://rightsstatements.org/vocab/InC/1.0/"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.other","label":"Dc Identifier Other","values":["etd-42798-12540"]},{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/10919/36702"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["This thesis describes a tool that facilitates rapid modeling of devices from informal documents. The ModelMaker tool facilitates the construction of models by analyzing the source specification document and presenting it based on the modeler's need. ModelMaker analyzes and indexes the source document for the noun phrases and identifiers it contains. When the modeler specifies the name of a pin or device that the modeler is working on, ModelMaker will recover any behavioral or structural information about the particular pin or device. ModelMaker can return this information based on the order of how relevant the information is to the model that the modeler is trying to build. The modeling language that can be used for this tool is VHDL. The initial VHDL model is derived from a block diagram of the source document using a schematic capture tool. This VHDL model can be edited inside ModelMaker to add behavioral code and to insert source document fragments as comments."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["Master of Science"]},{"key":"dc:title","label":"Title","values":["ModelMaker: A Tool for Rapid Modeling from Device Descriptions"]}]}],"canonical_facts":{"dc:contributor.committeechair":["Cyre, Walling R."],"dc:contributor.committeemember":["Gray, Festus Gail","Armstrong, James R."],"dc:contributor.department":["Electrical and Computer Engineering"],"dc:creator":["Gunawan, Andreas Indra"],"dc:date.accessioned":["2014-03-14T20:51:31Z"],"dc:date.available":["2014-03-14T20:51:31Z","1998-05-28"],"dc:date.issued":["1998-05-20"],"dc:description.abstract":["This thesis describes a tool that facilitates rapid modeling of devices from informal documents. The ModelMaker tool facilitates the construction of models by analyzing the source specification document and presenting it based on the modeler's need. ModelMaker analyzes and indexes the source document for the noun phrases and identifiers it contains. When the modeler specifies the name of a pin or device that the modeler is working on, ModelMaker will recover any behavioral or structural information about the particular pin or device. ModelMaker can return this information based on the order of how relevant the information is to the model that the modeler is trying to build. The modeling language that can be used for this tool is VHDL. The initial VHDL model is derived from a block diagram of the source document using a schematic capture tool. This VHDL model can be edited inside ModelMaker to add behavioral code and to insert source document fragments as comments."],"dc:description.degree":["Master of Science"],"dc:identifier.other":["etd-42798-12540"],"dc:identifier.uri":["http://hdl.handle.net/10919/36702"],"dc:publisher":["Virginia Tech"],"dc:rights":["In Copyright"],"dc:rights.uri":["http://rightsstatements.org/vocab/InC/1.0/"],"dc:subject":["tool","modelmaker","vhdl","specification"],"dc:title":["ModelMaker: A Tool for Rapid Modeling from Device Descriptions"],"dc:type":["Thesis"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["masters"],"thesis:degree_name":["Master of Science"],"thesis:institution_name":["Virginia Polytechnic Institute and State University"]},"updated_at":"2026-07-22T22:19:33Z"}