Back to results

Virginia Tech

Estimation of Future Manufacturing Costs for Nanoelectronics Technology

Abstract

dc:description.abstract

In this report, a future scenario concerning the economic direction of the computing industry has been presented. This future scenario was based on past developments within the computing industry. The continued miniaturization of semiconductor components was discussed based on observed trends for transistors. The physical limitations for transistor devices were also addressed. The use of x-ray lithography for the construction of devices on a 3nano-scale2 was considered. Next, cost trends within the microelectronics industry were explored. Although the cost per transistor has been observed to decrease, total equipment costs and facilities costs were observed to rise. Trend extrapolation was next used to predict the future cost per transistor and the number of transistors per chip. By taking the product of these two predicted quantities, an equation for the future manufacturing cost per chip was determined. A parametric cost estimation model (VHSIC Model) for the prediction of avionics computer system costs was modified to reflect the future performance parameters of nanoelectronics. Using data from the x86 design of Intel Microprocessor Chips, undetermined parameters of the Modified VHSIC Model were calculated. Next, future performance parameters were used in the model to predict the initial selling price of future chips. The resulting predictions from this model indicated that chip prices are expected to increase while the price per electronic function will decrease. Finally, profit-time models for semiconductor chips and transistors were derived. These models were used to predict the future profit for a chip or transistor.

Degree

thesis:*
Name thesis:degree_name
Master of Engineering
Level thesis:degree_level
masters
Discipline thesis:degree_discipline
Industrial and Systems Engineering
Department dc:contributor.department
Industrial and Systems Engineering
Grantor dc:publisher
Virginia Tech
Year dc:date.issued
1996

Author and committee

dc:creator, dc:contributor.*
Author dc:creator
  • Smith, Michael D.
Chair dc:contributor.committeechair
  • Sullivan, William G.
Committee members dc:contributor.committeemember
  • Shewchuk, John P.
  • Ioannou, George

Subjects

dc:subject × 1

Rights

dc:rights
Statement dc:rights
  • In Copyright

Identifiers

dc:identifier.*
Dc Identifier Other
etd-154317559631561
OAI identifier oai:identifier
oai:vtechworks.lib.vt.edu:10919/36515

Chain of custody

source
Harvested from
Virginia Tech
Base URL
vtechworks.lib.vt.edu/oai/request
Last updated
2026-07-22
Source record
OAI-PMH GetRecord
related terms
citation

Smith, Michael D.. Estimation of Future Manufacturing Costs for Nanoelectronics Technology. masters thesis, Virginia Tech, 1996. http://hdl.handle.net/10919/36515