{"id":{"repo_id":"unt","oai_identifier":"info:ark/67531/metadc5150"},"canonical_url":"https://search.dev.ndltd.org/etd/unt/info:ark/67531/metadc5150","repository":{"repo_id":"unt","name":"University of North Texas","base_url":"https://digital.library.unt.edu/oai/"},"display":{"title":"High Performance Architecture using Speculative Threads and Dynamic Memory Management Hardware","abstract":"With the advances in very large scale integration (VLSI) technology, hundreds of billions of transistors can be packed into a single chip. With the increased hardware budget, how to take advantage of available hardware resources becomes an important research area. Some researchers have shifted from control flow Von-Neumann architecture back to dataflow architecture again in order to explore scalable architectures leading to multi-core systems with several hundreds of processing elements. In this dissertation, I address how the performance of modern processing systems can be improved, while attempting to reduce hardware complexity and energy consumptions. My research described here tackles both central processing unit (CPU) performance and memory subsystem performance. More specifically I will describe my research related to the design of an innovative decoupled multithreaded architecture that can be used in multi-core processor implementations. I also address how memory management functions can be off-loaded from processing pipelines to further improve system performance and eliminate cache pollution caused by runtime management functions.","abstract_html":"With the advances in very large scale integration (VLSI) technology, hundreds of billions of transistors can be packed into a single chip. With the increased hardware budget, how to take advantage of available hardware resources becomes an important research area. Some researchers have shifted from control flow Von-Neumann architecture back to dataflow architecture again in order to explore scalable architectures leading to multi-core systems with several hundreds of processing elements. In this dissertation, I address how the performance of modern processing systems can be improved, while attempting to reduce hardware complexity and energy consumptions. My research described here tackles both central processing unit (CPU) performance and memory subsystem performance. More specifically I will describe my research related to the design of an innovative decoupled multithreaded architecture that can be used in multi-core processor implementations. I also address how memory management functions can be off-loaded from processing pipelines to further improve system performance and eliminate cache pollution caused by runtime management functions.","abstract_has_math":false,"creators":["Li, Wentong"],"institution":"University of North Texas","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":["Kavi, Krishna M.","Sweany, Philip H.","Brazile, Robert","Mohanty, Saraju P."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2007,"date_issued":"2007-12","date_published":"2007-12","updated_at":"2026-07-24T05:35:09Z","subjects":["memory management","speculation","data flow architecture","decoupled architecture","Computer architecture.","Memory management (Computer science)"],"languages":["English"],"rights":["Public","Copyright","Li, Wentong","Copyright is held by the author, unless otherwise noted. All rights reserved."],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["oclc: 228427467","https://digital.library.unt.edu/ark:/67531/metadc5150/","ark: ark:/67531/metadc5150"],"render_values":[{"text":"oclc: 228427467","href":null,"code":true},{"text":"https://digital.library.unt.edu/ark:/67531/metadc5150/","href":"https://digital.library.unt.edu/ark:/67531/metadc5150/","code":true},{"text":"ark: ark:/67531/metadc5150","href":null,"code":true}]}]},"links":{"outbound_url":"https://doi.org/10.12794/metadc5150","outbound_label":"DOI","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Kavi, Krishna M.","Sweany, Philip H.","Brazile, Robert","Mohanty, Saraju P."]},{"key":"dc:creator","label":"Author","values":["Li, Wentong"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2007-12"]},{"key":"dc:publisher","label":"Institution","values":["University of North Texas"]},{"key":"dc:type","label":"Dc Type","values":["Thesis or Dissertation"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["memory management","speculation","data flow architecture","decoupled architecture","Computer architecture.","Memory management (Computer science)"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["English"]},{"key":"dc:rights","label":"Dc Rights","values":["Public","Copyright","Li, Wentong","Copyright is held by the author, unless otherwise noted. All rights reserved."]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["oclc: 228427467","doi: 10.12794/metadc5150","https://digital.library.unt.edu/ark:/67531/metadc5150/","ark: ark:/67531/metadc5150"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["With the advances in very large scale integration (VLSI) technology, hundreds of billions of transistors can be packed into a single chip. With the increased hardware budget, how to take advantage of available hardware resources becomes an important research area. Some researchers have shifted from control flow Von-Neumann architecture back to dataflow architecture again in order to explore scalable architectures leading to multi-core systems with several hundreds of processing elements. In this dissertation, I address how the performance of modern processing systems can be improved, while attempting to reduce hardware complexity and energy consumptions. My research described here tackles both central processing unit (CPU) performance and memory subsystem performance. More specifically I will describe my research related to the design of an innovative decoupled multithreaded architecture that can be used in multi-core processor implementations. I also address how memory management functions can be off-loaded from processing pipelines to further improve system performance and eliminate cache pollution caused by runtime management functions."]},{"key":"dc:format","label":"Dc Format","values":["Text"]},{"key":"dc:title","label":"Title","values":["High Performance Architecture using Speculative Threads and Dynamic Memory Management Hardware"]}]}],"canonical_facts":{"dc:contributor":["Kavi, Krishna M.","Sweany, Philip H.","Brazile, Robert","Mohanty, Saraju P."],"dc:creator":["Li, Wentong"],"dc:date":["2007-12"],"dc:description":["With the advances in very large scale integration (VLSI) technology, hundreds of billions of transistors can be packed into a single chip. With the increased hardware budget, how to take advantage of available hardware resources becomes an important research area. Some researchers have shifted from control flow Von-Neumann architecture back to dataflow architecture again in order to explore scalable architectures leading to multi-core systems with several hundreds of processing elements. In this dissertation, I address how the performance of modern processing systems can be improved, while attempting to reduce hardware complexity and energy consumptions. My research described here tackles both central processing unit (CPU) performance and memory subsystem performance. More specifically I will describe my research related to the design of an innovative decoupled multithreaded architecture that can be used in multi-core processor implementations. I also address how memory management functions can be off-loaded from processing pipelines to further improve system performance and eliminate cache pollution caused by runtime management functions."],"dc:format":["Text"],"dc:identifier":["oclc: 228427467","doi: 10.12794/metadc5150","https://digital.library.unt.edu/ark:/67531/metadc5150/","ark: ark:/67531/metadc5150"],"dc:language":["English"],"dc:publisher":["University of North Texas"],"dc:rights":["Public","Copyright","Li, Wentong","Copyright is held by the author, unless otherwise noted. All rights reserved."],"dc:subject":["memory management","speculation","data flow architecture","decoupled architecture","Computer architecture.","Memory management (Computer science)"],"dc:title":["High Performance Architecture using Speculative Threads and Dynamic Memory Management Hardware"],"dc:type":["Thesis or Dissertation"]},"updated_at":"2026-07-24T05:35:09Z"}