{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/99448"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/99448","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Common-case optimized memory hierarchy for data centers and HPC systems","abstract":"The memory hierarchy is predicted to consume up to 40% to 70% of total system power in future data centers and high performance computing (HPC) systems; as such, it is time to rethink memory system designs. Conventional memory system designs in existing systems often seek to provide uniform performance across time and space. While this design approach is simple, which benefits hardware implementation, the overheads of uncommon operations often dictate overall memory energy and performance. This dissertation explores across the memory hierarchy common-case optimized memory design, which reduces overall overheads by reducing common overheads at the cost of increasing uncommon overheads. For latency-optimized on-chip caches, which require long-latency correction to ensure reliable accesses during low voltage execution, this dissertation reduces common-case correction latency by proposing architectural techniques such as correction prediction, at the cost of increasing uncommon-case correction latency due to occasional operations such as misprediction recovery. For bandwidth-optimized 3D DRAMs, which are power-hungry due to high access frequency, this dissertation de- scribes new data layout and power management policies to improve overall memory access energy-efficiency at the cost of increasing uncommon-case access latencies. For capacity-optimized server main memory, which contains 100’s to 1000’s of memory chips to provide high capacity and, therefore, needs expensive fault-tolerance, this dissertation proposes an adaptive architecture that minimizes energy when memory contains no or minor fault, at the cost of increasing energy as faults slowly accumulate. Finally, for emerging density-optimized NVRAMs, which suffer from very high random bit error rates, this dissertation describes a server memory architecture that reuses the redundant memory budgeted for memory chip failure protection to accelerate the expensive bit error correction before memory chip(s) fail at the cost of increasing correction overheads after memory chip(s) fail.","abstract_html":"The memory hierarchy is predicted to consume up to 40% to 70% of total system power in future data centers and high performance computing (HPC) systems; as such, it is time to rethink memory system designs. Conventional memory system designs in existing systems often seek to provide uniform performance across time and space. While this design approach is simple, which benefits hardware implementation, the overheads of uncommon operations often dictate overall memory energy and performance. This dissertation explores across the memory hierarchy common-case optimized memory design, which reduces overall overheads by reducing common overheads at the cost of increasing uncommon overheads. For latency-optimized on-chip caches, which require long-latency correction to ensure reliable accesses during low voltage execution, this dissertation reduces common-case correction latency by proposing architectural techniques such as correction prediction, at the cost of increasing uncommon-case correction latency due to occasional operations such as misprediction recovery. For bandwidth-optimized 3D DRAMs, which are power-hungry due to high access frequency, this dissertation de- scribes new data layout and power management policies to improve overall memory access energy-efficiency at the cost of increasing uncommon-case access latencies. For capacity-optimized server main memory, which contains 100’s to 1000’s of memory chips to provide high capacity and, therefore, needs expensive fault-tolerance, this dissertation proposes an adaptive architecture that minimizes energy when memory contains no or minor fault, at the cost of increasing energy as faults slowly accumulate. Finally, for emerging density-optimized NVRAMs, which suffer from very high random bit error rates, this dissertation describes a server memory architecture that reuses the redundant memory budgeted for memory chip failure protection to accelerate the expensive bit error correction before memory chip(s) fail at the cost of increasing correction overheads after memory chip(s) fail.","abstract_has_math":false,"creators":["Jian, Xun"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Kumar, Rakesh","Torrellas, Josep","Hanumolu, Pavan K.","Sridharan, Vilas"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2018,"date_issued":"2018-03-13T17:28:56Z","date_published":"2018-03-13T17:28:56Z","updated_at":"2026-07-22T22:24:37Z","subjects":["Memory hierarchy","Computer architecture","Energy-efficient computing","Fault-tolerant computing"],"languages":["en"],"rights":["Copyright 2017 Xun Jian"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/99448","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Kumar, Rakesh","Torrellas, Josep","Hanumolu, Pavan K.","Sridharan, Vilas"]},{"key":"dc:creator","label":"Author","values":["Jian, Xun"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2018-03-13T17:28:56Z","2020-03-14T09:15:08Z","2017-08-10","2017-12"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Memory hierarchy","Computer architecture","Energy-efficient computing","Fault-tolerant computing"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2017 Xun Jian"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/99448"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["The memory hierarchy is predicted to consume up to 40% to 70% of total system power in future data centers and high performance computing (HPC) systems; as such, it is time to rethink memory system designs. Conventional memory system designs in existing systems often seek to provide uniform performance across time and space. While this design approach is simple, which benefits hardware implementation, the overheads of uncommon operations often dictate overall memory energy and performance. This dissertation explores across the memory hierarchy common-case optimized memory design, which reduces overall overheads by reducing common overheads at the cost of increasing uncommon overheads. For latency-optimized on-chip caches, which require long-latency correction to ensure reliable accesses during low voltage execution, this dissertation reduces common-case correction latency by proposing architectural techniques such as correction prediction, at the cost of increasing uncommon-case correction latency due to occasional operations such as misprediction recovery. For bandwidth-optimized 3D DRAMs, which are power-hungry due to high access frequency, this dissertation de- scribes new data layout and power management policies to improve overall memory access energy-efficiency at the cost of increasing uncommon-case access latencies. For capacity-optimized server main memory, which contains 100’s to 1000’s of memory chips to provide high capacity and, therefore, needs expensive fault-tolerance, this dissertation proposes an adaptive architecture that minimizes energy when memory contains no or minor fault, at the cost of increasing energy as faults slowly accumulate. Finally, for emerging density-optimized NVRAMs, which suffer from very high random bit error rates, this dissertation describes a server memory architecture that reuses the redundant memory budgeted for memory chip failure protection to accelerate the expensive bit error correction before memory chip(s) fail at the cost of increasing correction overheads after memory chip(s) fail.","Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2019-12-01","The student, Xun Jian, accepted the attached license on 2017-08-03 at 16:40.","The student, Xun Jian, submitted this Dissertation for approval on 2017-08-03 at 16:51.","This Dissertation was approved for publication on 2017-08-10 at 08:52.","DSpace SAF Submission Ingestion Package generated from Vireo submission #11589 on 2018-03-13 at 10:32:03","Made available in DSpace on 2018-03-13T17:28:56Z (GMT). No. of bitstreams: 3 JIAN-DISSERTATION-2017.pdf: 9262876 bytes, checksum: 3086f6f0afc3e616989f714401148d6f (MD5) LICENSE.txt: 4205 bytes, checksum: 3018ee9d788429cd4549a2b9239e7321 (MD5) PROQUEST_LICENSE.txt: 4551 bytes, checksum: 8f64e1e94d8ba1b7276dda4f2a241bd0 (MD5) Previous issue date: 2017-08-10","Embargo set by: Seth Robbins for item 105415 Lift date: 2020-03-13T17:29:20Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 105415 Lift date: 2020-03-13T17:32:30Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 105415 Lift date: 2020-03-13T17:36:05Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Limited Restriction Lifted for Item 105415 on 2020-03-14T09:15:08Z."]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Common-case optimized memory hierarchy for data centers and HPC systems"]}]}],"canonical_facts":{"dc:contributor":["Kumar, Rakesh","Torrellas, Josep","Hanumolu, Pavan K.","Sridharan, Vilas"],"dc:creator":["Jian, Xun"],"dc:date":["2018-03-13T17:28:56Z","2020-03-14T09:15:08Z","2017-08-10","2017-12"],"dc:description":["The memory hierarchy is predicted to consume up to 40% to 70% of total system power in future data centers and high performance computing (HPC) systems; as such, it is time to rethink memory system designs. Conventional memory system designs in existing systems often seek to provide uniform performance across time and space. While this design approach is simple, which benefits hardware implementation, the overheads of uncommon operations often dictate overall memory energy and performance. This dissertation explores across the memory hierarchy common-case optimized memory design, which reduces overall overheads by reducing common overheads at the cost of increasing uncommon overheads. For latency-optimized on-chip caches, which require long-latency correction to ensure reliable accesses during low voltage execution, this dissertation reduces common-case correction latency by proposing architectural techniques such as correction prediction, at the cost of increasing uncommon-case correction latency due to occasional operations such as misprediction recovery. For bandwidth-optimized 3D DRAMs, which are power-hungry due to high access frequency, this dissertation de- scribes new data layout and power management policies to improve overall memory access energy-efficiency at the cost of increasing uncommon-case access latencies. For capacity-optimized server main memory, which contains 100’s to 1000’s of memory chips to provide high capacity and, therefore, needs expensive fault-tolerance, this dissertation proposes an adaptive architecture that minimizes energy when memory contains no or minor fault, at the cost of increasing energy as faults slowly accumulate. Finally, for emerging density-optimized NVRAMs, which suffer from very high random bit error rates, this dissertation describes a server memory architecture that reuses the redundant memory budgeted for memory chip failure protection to accelerate the expensive bit error correction before memory chip(s) fail at the cost of increasing correction overheads after memory chip(s) fail.","Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2019-12-01","The student, Xun Jian, accepted the attached license on 2017-08-03 at 16:40.","The student, Xun Jian, submitted this Dissertation for approval on 2017-08-03 at 16:51.","This Dissertation was approved for publication on 2017-08-10 at 08:52.","DSpace SAF Submission Ingestion Package generated from Vireo submission #11589 on 2018-03-13 at 10:32:03","Made available in DSpace on 2018-03-13T17:28:56Z (GMT). No. of bitstreams: 3 JIAN-DISSERTATION-2017.pdf: 9262876 bytes, checksum: 3086f6f0afc3e616989f714401148d6f (MD5) LICENSE.txt: 4205 bytes, checksum: 3018ee9d788429cd4549a2b9239e7321 (MD5) PROQUEST_LICENSE.txt: 4551 bytes, checksum: 8f64e1e94d8ba1b7276dda4f2a241bd0 (MD5) Previous issue date: 2017-08-10","Embargo set by: Seth Robbins for item 105415 Lift date: 2020-03-13T17:29:20Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 105415 Lift date: 2020-03-13T17:32:30Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 105415 Lift date: 2020-03-13T17:36:05Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Limited Restriction Lifted for Item 105415 on 2020-03-14T09:15:08Z."],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/99448"],"dc:language":["en"],"dc:rights":["Copyright 2017 Xun Jian"],"dc:subject":["Memory hierarchy","Computer architecture","Energy-efficient computing","Fault-tolerant computing"],"dc:title":["Common-case optimized memory hierarchy for data centers and HPC systems"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:37Z"}