{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/99237"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/99237","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Design automation for circuit reliability and energy efficiency","abstract":"This dissertation presents approaches to improve circuit reliability and energy efficiency from different angles, such as verification, logic synthesis, and functional unit design. A variety of algorithmic methods and heuristics are used in our approaches such as SAT solving, data mining, logic restructuring, and applied mathematics. Furthermore, the scalability of our approaches was taken into account while we developed our solutions. Experimental results show that our approaches offer the following advantages: 1) SAT-BAG can generate concise assertions that can always achieve 100% input space coverage. 2) C-Mine-DCT, compared to a recent publication, can achieve compatible performance with an additional 8% energy saving and 54x speedup for bigger benchmarks on average. 3) C-Mine-APR can achieve up to 13% more energy saving than C-Mine-DCT while confronting designs with more common cases. 4) CSL can achieve 6.5% NBTI delay reduction with merely 2.5% area overhead on average. 5) Our modulo functional units, compared to a previous approach, can achieve a 12.5% reduction in area and a 47.1% reduction in delay for a 32-bit mod-3 reducer. For modulo-15 and above, all of our modulo functional units have better area and delay than their previous counterparts.","abstract_html":"This dissertation presents approaches to improve circuit reliability and energy efficiency from different angles, such as verification, logic synthesis, and functional unit design. A variety of algorithmic methods and heuristics are used in our approaches such as SAT solving, data mining, logic restructuring, and applied mathematics. Furthermore, the scalability of our approaches was taken into account while we developed our solutions. Experimental results show that our approaches offer the following advantages: 1) SAT-BAG can generate concise assertions that can always achieve 100% input space coverage. 2) C-Mine-DCT, compared to a recent publication, can achieve compatible performance with an additional 8% energy saving and 54x speedup for bigger benchmarks on average. 3) C-Mine-APR can achieve up to 13% more energy saving than C-Mine-DCT while confronting designs with more common cases. 4) CSL can achieve 6.5% NBTI delay reduction with merely 2.5% area overhead on average. 5) Our modulo functional units, compared to a previous approach, can achieve a 12.5% reduction in area and a 47.1% reduction in delay for a 32-bit mod-3 reducer. For modulo-15 and above, all of our modulo functional units have better area and delay than their previous counterparts.","abstract_has_math":false,"creators":["Lin, Chen-Hsuan"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Chen, Deming","Hwu, Wen-Mei","Rutenbar, Rob A.","Wong, Martin D. F."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2018,"date_issued":"2018-03-13T15:25:27Z","date_published":"2018-03-13T15:25:27Z","updated_at":"2026-07-22T22:24:37Z","subjects":["Electronic design automation","Reliability","Energy efficiency","Data mining","Satisfiability (SAT) solving","Logic restructuring","Assertion","Negative bias temperature instability (NBTI) effect","Modulo arithmetic","Shadow datapath"],"languages":["en"],"rights":["Copyright 2017 Chen-Hsuan Lin"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/99237","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Chen, Deming","Hwu, Wen-Mei","Rutenbar, Rob A.","Wong, Martin D. F."]},{"key":"dc:creator","label":"Author","values":["Lin, Chen-Hsuan"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2018-03-13T15:25:27Z","2020-03-14T09:15:22Z","2017-12-05","2017-12"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Electronic design automation","Reliability","Energy efficiency","Data mining","Satisfiability (SAT) solving","Logic restructuring","Assertion","Negative bias temperature instability (NBTI) effect","Modulo arithmetic","Shadow datapath"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2017 Chen-Hsuan Lin"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/99237"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["This dissertation presents approaches to improve circuit reliability and energy efficiency from different angles, such as verification, logic synthesis, and functional unit design. A variety of algorithmic methods and heuristics are used in our approaches such as SAT solving, data mining, logic restructuring, and applied mathematics. Furthermore, the scalability of our approaches was taken into account while we developed our solutions. Experimental results show that our approaches offer the following advantages: 1) SAT-BAG can generate concise assertions that can always achieve 100% input space coverage. 2) C-Mine-DCT, compared to a recent publication, can achieve compatible performance with an additional 8% energy saving and 54x speedup for bigger benchmarks on average. 3) C-Mine-APR can achieve up to 13% more energy saving than C-Mine-DCT while confronting designs with more common cases. 4) CSL can achieve 6.5% NBTI delay reduction with merely 2.5% area overhead on average. 5) Our modulo functional units, compared to a previous approach, can achieve a 12.5% reduction in area and a 47.1% reduction in delay for a 32-bit mod-3 reducer. For modulo-15 and above, all of our modulo functional units have better area and delay than their previous counterparts.","Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2019-12-01","The student, Chen-Hsuan Lin, accepted the attached license on 2017-12-05 at 13:54.","The student, Chen-Hsuan Lin, submitted this Dissertation for approval on 2017-12-05 at 14:15.","This Dissertation was approved for publication on 2017-12-05 at 15:38.","DSpace SAF Submission Ingestion Package generated from Vireo submission #11865 on 2018-03-13 at 09:56:58","Made available in DSpace on 2018-03-13T15:25:27Z (GMT). No. of bitstreams: 3 LIN-DISSERTATION-2017.pdf: 3018676 bytes, checksum: e2deb5863cfcd73b294944f0a0b6a6eb (MD5) LICENSE.txt: 4211 bytes, checksum: a162987bf744c152e6b96f28454ccf75 (MD5) PROQUEST_LICENSE.txt: 4557 bytes, checksum: 7198cb729e6eb3edd8f3dac4ca7a2adb (MD5) Previous issue date: 2017-12-05","Embargo set by: Seth Robbins for item 105200 Lift date: 2020-03-13T15:25:40Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 105200 Lift date: 2020-03-13T15:28:52Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","U of I Only Restriction Lifted for Item 105200 on 2020-03-14T09:15:22Z."]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Design automation for circuit reliability and energy efficiency"]}]}],"canonical_facts":{"dc:contributor":["Chen, Deming","Hwu, Wen-Mei","Rutenbar, Rob A.","Wong, Martin D. F."],"dc:creator":["Lin, Chen-Hsuan"],"dc:date":["2018-03-13T15:25:27Z","2020-03-14T09:15:22Z","2017-12-05","2017-12"],"dc:description":["This dissertation presents approaches to improve circuit reliability and energy efficiency from different angles, such as verification, logic synthesis, and functional unit design. A variety of algorithmic methods and heuristics are used in our approaches such as SAT solving, data mining, logic restructuring, and applied mathematics. Furthermore, the scalability of our approaches was taken into account while we developed our solutions. Experimental results show that our approaches offer the following advantages: 1) SAT-BAG can generate concise assertions that can always achieve 100% input space coverage. 2) C-Mine-DCT, compared to a recent publication, can achieve compatible performance with an additional 8% energy saving and 54x speedup for bigger benchmarks on average. 3) C-Mine-APR can achieve up to 13% more energy saving than C-Mine-DCT while confronting designs with more common cases. 4) CSL can achieve 6.5% NBTI delay reduction with merely 2.5% area overhead on average. 5) Our modulo functional units, compared to a previous approach, can achieve a 12.5% reduction in area and a 47.1% reduction in delay for a 32-bit mod-3 reducer. For modulo-15 and above, all of our modulo functional units have better area and delay than their previous counterparts.","Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2019-12-01","The student, Chen-Hsuan Lin, accepted the attached license on 2017-12-05 at 13:54.","The student, Chen-Hsuan Lin, submitted this Dissertation for approval on 2017-12-05 at 14:15.","This Dissertation was approved for publication on 2017-12-05 at 15:38.","DSpace SAF Submission Ingestion Package generated from Vireo submission #11865 on 2018-03-13 at 09:56:58","Made available in DSpace on 2018-03-13T15:25:27Z (GMT). No. of bitstreams: 3 LIN-DISSERTATION-2017.pdf: 3018676 bytes, checksum: e2deb5863cfcd73b294944f0a0b6a6eb (MD5) LICENSE.txt: 4211 bytes, checksum: a162987bf744c152e6b96f28454ccf75 (MD5) PROQUEST_LICENSE.txt: 4557 bytes, checksum: 7198cb729e6eb3edd8f3dac4ca7a2adb (MD5) Previous issue date: 2017-12-05","Embargo set by: Seth Robbins for item 105200 Lift date: 2020-03-13T15:25:40Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 105200 Lift date: 2020-03-13T15:28:52Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","U of I Only Restriction Lifted for Item 105200 on 2020-03-14T09:15:22Z."],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/99237"],"dc:language":["en"],"dc:rights":["Copyright 2017 Chen-Hsuan Lin"],"dc:subject":["Electronic design automation","Reliability","Energy efficiency","Data mining","Satisfiability (SAT) solving","Logic restructuring","Assertion","Negative bias temperature instability (NBTI) effect","Modulo arithmetic","Shadow datapath"],"dc:title":["Design automation for circuit reliability and energy efficiency"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:37Z"}