{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/98236"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/98236","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"An efficient and accurate timing macro-modeling algorithm for large hierarchical designs","abstract":"Ever-increasing circuit design complexity is driving the need for fast and accurate macro-modeling algorithms to accelerate hierarchical timing. We introduce LibAbs, an effective macro-modeling algorithm that efficiently supports high accuracy, high compression rate, and multi-threading. LibAbs applies tree-based graph reduction techniques to reduce the model size with accuracy values comparable to those of the flat model under a multi-threaded environment. LibAbs outperforms existing tools including the top winners from the TAU 2016 macro-modeling contest in terms of model size, accuracy, and runtime on industry benchmarks. The in-context usage of our abstracted model has also demonstrated promising performance for timing-driven optimizations in large hierarchical designs.","abstract_html":"Ever-increasing circuit design complexity is driving the need for fast and accurate macro-modeling algorithms to accelerate hierarchical timing. We introduce LibAbs, an effective macro-modeling algorithm that efficiently supports high accuracy, high compression rate, and multi-threading. LibAbs applies tree-based graph reduction techniques to reduce the model size with accuracy values comparable to those of the flat model under a multi-threaded environment. LibAbs outperforms existing tools including the top winners from the TAU 2016 macro-modeling contest in terms of model size, accuracy, and runtime on industry benchmarks. The in-context usage of our abstracted model has also demonstrated promising performance for timing-driven optimizations in large hierarchical designs.","abstract_has_math":false,"creators":["Lai, Tin-Yin"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Wong, Martin D. F."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2017,"date_issued":"2017-09-29T16:39:10Z","date_published":"2017-09-29T16:39:10Z","updated_at":"2026-07-22T22:24:35Z","subjects":["Timing macro-modeling","Algorithm","Timing analysis"],"languages":["en"],"rights":["Copyright 2017 Tin-Yin Lai"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/98236","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Wong, Martin D. F."]},{"key":"dc:creator","label":"Author","values":["Lai, Tin-Yin"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2017-09-29T16:39:10Z","2019-09-30T09:15:29Z","2017-06-19","2017-08"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Timing macro-modeling","Algorithm","Timing analysis"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2017 Tin-Yin Lai"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/98236"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Ever-increasing circuit design complexity is driving the need for fast and accurate macro-modeling algorithms to accelerate hierarchical timing. We introduce LibAbs, an effective macro-modeling algorithm that efficiently supports high accuracy, high compression rate, and multi-threading. LibAbs applies tree-based graph reduction techniques to reduce the model size with accuracy values comparable to those of the flat model under a multi-threaded environment. LibAbs outperforms existing tools including the top winners from the TAU 2016 macro-modeling contest in terms of model size, accuracy, and runtime on industry benchmarks. The in-context usage of our abstracted model has also demonstrated promising performance for timing-driven optimizations in large hierarchical designs.","Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2019-08-01","The student, Tin-Yin Lai, accepted the attached license on 2017-06-16 at 00:00.","The student, Tin-Yin Lai, submitted this Thesis for approval on 2017-06-16 at 16:06.","This Thesis was approved for publication on 2017-06-19 at 16:34.","DSpace SAF Submission Ingestion Package generated from Vireo submission #11229 on 2017-09-29 at 11:13:45","Made available in DSpace on 2017-09-29T16:39:10Z (GMT). No. of bitstreams: 2 LAI-THESIS-2017.pdf: 628015 bytes, checksum: 52cfc9119ab58a165770100b7c581df2 (MD5) LICENSE.txt: 4208 bytes, checksum: 9d149d505908b6c30eda9cc01461ba8a (MD5) Previous issue date: 2017-06-19","Embargo set by: Colleen Fallaw for item 103383 Lift date: 2019-09-29T16:39:52Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Embargo set by: Colleen Fallaw for item 103383 Lift date: 2019-09-29T17:52:45Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Limited Restriction Lifted for Item 103383 on 2019-09-30T09:15:29Z."]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["An efficient and accurate timing macro-modeling algorithm for large hierarchical designs"]}]}],"canonical_facts":{"dc:contributor":["Wong, Martin D. F."],"dc:creator":["Lai, Tin-Yin"],"dc:date":["2017-09-29T16:39:10Z","2019-09-30T09:15:29Z","2017-06-19","2017-08"],"dc:description":["Ever-increasing circuit design complexity is driving the need for fast and accurate macro-modeling algorithms to accelerate hierarchical timing. We introduce LibAbs, an effective macro-modeling algorithm that efficiently supports high accuracy, high compression rate, and multi-threading. LibAbs applies tree-based graph reduction techniques to reduce the model size with accuracy values comparable to those of the flat model under a multi-threaded environment. LibAbs outperforms existing tools including the top winners from the TAU 2016 macro-modeling contest in terms of model size, accuracy, and runtime on industry benchmarks. The in-context usage of our abstracted model has also demonstrated promising performance for timing-driven optimizations in large hierarchical designs.","Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2019-08-01","The student, Tin-Yin Lai, accepted the attached license on 2017-06-16 at 00:00.","The student, Tin-Yin Lai, submitted this Thesis for approval on 2017-06-16 at 16:06.","This Thesis was approved for publication on 2017-06-19 at 16:34.","DSpace SAF Submission Ingestion Package generated from Vireo submission #11229 on 2017-09-29 at 11:13:45","Made available in DSpace on 2017-09-29T16:39:10Z (GMT). No. of bitstreams: 2 LAI-THESIS-2017.pdf: 628015 bytes, checksum: 52cfc9119ab58a165770100b7c581df2 (MD5) LICENSE.txt: 4208 bytes, checksum: 9d149d505908b6c30eda9cc01461ba8a (MD5) Previous issue date: 2017-06-19","Embargo set by: Colleen Fallaw for item 103383 Lift date: 2019-09-29T16:39:52Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Embargo set by: Colleen Fallaw for item 103383 Lift date: 2019-09-29T17:52:45Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Limited Restriction Lifted for Item 103383 on 2019-09-30T09:15:29Z."],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/98236"],"dc:language":["en"],"dc:rights":["Copyright 2017 Tin-Yin Lai"],"dc:subject":["Timing macro-modeling","Algorithm","Timing analysis"],"dc:title":["An efficient and accurate timing macro-modeling algorithm for large hierarchical designs"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:35Z"}