{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/93032"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/93032","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"K-hot pipelining","abstract":"Computing systems in almost every application domain now support techniques to trade off power and performance. Such techniques are used to enforce power and thermal constraints, manage power and thermal budgets and respond to temperature and aging. Unfortunately, many of the current techniques are limited in the dynamic range they provide and scale poorly with technology. Techniques that can supplement or replace current techniques are needed. We propose k-hot pipelining, a novel technique to support multiple power-performance points in a processor. The key idea is to provide power and clock to only k stages of an m-stage pipeline (k < m); the k stages to be powered on change as instructions flow through the pipeline. Since the remaining m − k stages do not consume power, the technique results in power savings at the expense of performance. k-hot pipelining can be software or hardware-controlled, workload-agnostic or workload-adaptive, and can be used to provide power-performance points not supported by existing techniques. For one implementation of k-hot pipelining, we show that up to 49.9% power reduction is possible over the baseline design. Power reduction is up to 47% over the lowest power point supported by DVFS.","abstract_html":"Computing systems in almost every application domain now support techniques to trade off power and performance. Such techniques are used to enforce power and thermal constraints, manage power and thermal budgets and respond to temperature and aging. Unfortunately, many of the current techniques are limited in the dynamic range they provide and scale poorly with technology. Techniques that can supplement or replace current techniques are needed. We propose k-hot pipelining, a novel technique to support multiple power-performance points in a processor. The key idea is to provide power and clock to only k stages of an m-stage pipeline (k &lt; m); the k stages to be powered on change as instructions flow through the pipeline. Since the remaining m − k stages do not consume power, the technique results in power savings at the expense of performance. k-hot pipelining can be software or hardware-controlled, workload-agnostic or workload-adaptive, and can be used to provide power-performance points not supported by existing techniques. For one implementation of k-hot pipelining, we show that up to 49.9% power reduction is possible over the baseline design. Power reduction is up to 47% over the lowest power point supported by DVFS.","abstract_has_math":false,"creators":["Lu, Dao"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Kumar, Rakesh"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2016,"date_issued":"2016-11-10T18:39:17Z","date_published":"2016-11-10T18:39:17Z","updated_at":"2026-07-22T22:26:35Z","subjects":["Low-Energy and Low-Power Technologies","Microarchitecture"],"languages":["en"],"rights":["Copyright 2016 Dao Lu"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/93032","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Kumar, Rakesh"]},{"key":"dc:creator","label":"Author","values":["Lu, Dao"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2016-11-10T18:39:17Z","2018-11-11T10:15:28Z","2016-07-06","2016-08"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Low-Energy and Low-Power Technologies","Microarchitecture"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2016 Dao Lu"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/93032"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Computing systems in almost every application domain now support techniques to trade off power and performance. Such techniques are used to enforce power and thermal constraints, manage power and thermal budgets and respond to temperature and aging. Unfortunately, many of the current techniques are limited in the dynamic range they provide and scale poorly with technology. Techniques that can supplement or replace current techniques are needed. We propose k-hot pipelining, a novel technique to support multiple power-performance points in a processor. The key idea is to provide power and clock to only k stages of an m-stage pipeline (k < m); the k stages to be powered on change as instructions flow through the pipeline. Since the remaining m − k stages do not consume power, the technique results in power savings at the expense of performance. k-hot pipelining can be software or hardware-controlled, workload-agnostic or workload-adaptive, and can be used to provide power-performance points not supported by existing techniques. For one implementation of k-hot pipelining, we show that up to 49.9% power reduction is possible over the baseline design. Power reduction is up to 47% over the lowest power point supported by DVFS.","Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2018-08-01","The student, Dao Lu, accepted the attached license on 2016-07-05 at 16:46.","The student, Dao Lu, submitted this Thesis for approval on 2016-07-05 at 16:50.","This Thesis was approved for publication on 2016-07-06 at 14:10.","DSpace SAF Submission Ingestion Package generated from Vireo submission #9764 on 2016-11-10 at 12:24:54","Made available in DSpace on 2016-11-10T18:39:17Z (GMT). No. of bitstreams: 2 LU-THESIS-2016.pdf: 2203112 bytes, checksum: 7a547357fa6e5158fb6eb6f97837c357 (MD5) LICENSE.txt: 4203 bytes, checksum: 138c100e9e1290cb42a9fdd2d4bc6e3a (MD5) Previous issue date: 2016-07-06","Embargo set by: Seth Robbins for item 95454 Lift date: 2018-11-10T18:39:22Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 95454 Lift date: 2018-11-10T18:43:22Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","U of I Only Restriction Lifted for Item 95454 on 2018-11-11T10:15:28Z."]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["K-hot pipelining"]}]}],"canonical_facts":{"dc:contributor":["Kumar, Rakesh"],"dc:creator":["Lu, Dao"],"dc:date":["2016-11-10T18:39:17Z","2018-11-11T10:15:28Z","2016-07-06","2016-08"],"dc:description":["Computing systems in almost every application domain now support techniques to trade off power and performance. Such techniques are used to enforce power and thermal constraints, manage power and thermal budgets and respond to temperature and aging. Unfortunately, many of the current techniques are limited in the dynamic range they provide and scale poorly with technology. Techniques that can supplement or replace current techniques are needed. We propose k-hot pipelining, a novel technique to support multiple power-performance points in a processor. The key idea is to provide power and clock to only k stages of an m-stage pipeline (k < m); the k stages to be powered on change as instructions flow through the pipeline. Since the remaining m − k stages do not consume power, the technique results in power savings at the expense of performance. k-hot pipelining can be software or hardware-controlled, workload-agnostic or workload-adaptive, and can be used to provide power-performance points not supported by existing techniques. For one implementation of k-hot pipelining, we show that up to 49.9% power reduction is possible over the baseline design. Power reduction is up to 47% over the lowest power point supported by DVFS.","Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2018-08-01","The student, Dao Lu, accepted the attached license on 2016-07-05 at 16:46.","The student, Dao Lu, submitted this Thesis for approval on 2016-07-05 at 16:50.","This Thesis was approved for publication on 2016-07-06 at 14:10.","DSpace SAF Submission Ingestion Package generated from Vireo submission #9764 on 2016-11-10 at 12:24:54","Made available in DSpace on 2016-11-10T18:39:17Z (GMT). No. of bitstreams: 2 LU-THESIS-2016.pdf: 2203112 bytes, checksum: 7a547357fa6e5158fb6eb6f97837c357 (MD5) LICENSE.txt: 4203 bytes, checksum: 138c100e9e1290cb42a9fdd2d4bc6e3a (MD5) Previous issue date: 2016-07-06","Embargo set by: Seth Robbins for item 95454 Lift date: 2018-11-10T18:39:22Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 95454 Lift date: 2018-11-10T18:43:22Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","U of I Only Restriction Lifted for Item 95454 on 2018-11-11T10:15:28Z."],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/93032"],"dc:language":["en"],"dc:rights":["Copyright 2016 Dao Lu"],"dc:subject":["Low-Energy and Low-Power Technologies","Microarchitecture"],"dc:title":["K-hot pipelining"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:35Z"}