{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/81928"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/81928","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Speculative Multithreading Architectures","abstract":"Multiprocessor system evaluation has traditionally been based on direct-execution based Execution-Driven Simulations (EDS) where the processor component of the system is not fully modeled. However, using direct-execution to model a superscalar processor has been considered an open problem. In the last part of the thesis, we propose a novel direct-execution framework that allows accurate simulation of wide-issue superscalar processors for both a uni- and multi-processor configuration.","abstract_html":"Multiprocessor system evaluation has traditionally been based on direct-execution based Execution-Driven Simulations (EDS) where the processor component of the system is not fully modeled. However, using direct-execution to model a superscalar processor has been considered an open problem. In the last part of the thesis, we propose a novel direct-execution framework that allows accurate simulation of wide-issue superscalar processors for both a uni- and multi-processor configuration.","abstract_has_math":false,"creators":["Krishnan, Venkata S."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Computer Science","degree_department":null,"school":null,"contributors":["Torrellas, Josep"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:21:02Z","date_published":"2015-09-25T20:21:02Z","updated_at":"2026-07-22T22:26:17Z","subjects":["Computer Science"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI9912296"],"render_values":[{"text":"(MiAaPQ)AAI9912296","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/81928","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Torrellas, Josep"]},{"key":"dc:creator","label":"Author","values":["Krishnan, Venkata S."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:21:02Z","10000-01-01","1998"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Computer Science"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/81928","(MiAaPQ)AAI9912296"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Multiprocessor system evaluation has traditionally been based on direct-execution based Execution-Driven Simulations (EDS) where the processor component of the system is not fully modeled. However, using direct-execution to model a superscalar processor has been considered an open problem. In the last part of the thesis, we propose a novel direct-execution framework that allows accurate simulation of wide-issue superscalar processors for both a uni- and multi-processor configuration.","Made available in DSpace on 2015-09-25T20:21:02Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9912296.pdf: 6283614 bytes, checksum: 66217ead10186395cdc07f993ab13ef4 (MD5) Previous issue date: 1998","Embargo set by: Seth Robbins for item 83209 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","114 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998."]},{"key":"dc:title","label":"Title","values":["Speculative Multithreading Architectures"]}]}],"canonical_facts":{"dc:contributor":["Torrellas, Josep"],"dc:creator":["Krishnan, Venkata S."],"dc:date":["2015-09-25T20:21:02Z","10000-01-01","1998"],"dc:description":["Multiprocessor system evaluation has traditionally been based on direct-execution based Execution-Driven Simulations (EDS) where the processor component of the system is not fully modeled. However, using direct-execution to model a superscalar processor has been considered an open problem. In the last part of the thesis, we propose a novel direct-execution framework that allows accurate simulation of wide-issue superscalar processors for both a uni- and multi-processor configuration.","Made available in DSpace on 2015-09-25T20:21:02Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9912296.pdf: 6283614 bytes, checksum: 66217ead10186395cdc07f993ab13ef4 (MD5) Previous issue date: 1998","Embargo set by: Seth Robbins for item 83209 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","114 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998."],"dc:identifier":["http://hdl.handle.net/2142/81928","(MiAaPQ)AAI9912296"],"dc:language":["eng"],"dc:subject":["Computer Science"],"dc:title":["Speculative Multithreading Architectures"],"dc:type":["text"],"thesis:degree_discipline":["Computer Science"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:17Z"}