{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/81345"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/81345","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Input-Pattern-Independent Estimation of Peak Current, Peak Power Dissipation, and Maximum Voltage Variation in the Power Distribution Network of VLSI Circuits","abstract":"Technology scaling improves the performance of circuits, but also increases the interactions between elements and increases the internal stresses in the circuit. For the design of reliable circuits, estimation of the worst-case attributes of the electrical/thermal interactions and the internal stresses is required. In this dissertation, the problem of estimating the worst-case electrical/thermal interactions and the internal stresses is formulated as the maximization of weighted switching activity (or logic state) of a set of logic gates in subintervals of a clock cycle or in a clock cycle. Upper-bound estimates of the attributes of the electrical/thermal interactions and the internal stresses can then be computed by solving the optimization problem. This technique is applied to the computation of maximum switching activity, peak current for programmable logic arrays (PLAs), peak current envelope for static circuits, maximum leakage current, and the maximum voltage variation in the power distribution network. Comparisons with the results obtained by exhaustive simulation or simulation with a large number of random input vectors are also presented. In addition, design techniques for power-supply noise minimization, enhancing the circuit tolerance to power-supply voltage variations, and ultra-low power circuit design with significantly reduced current/power demand are presented.","abstract_html":"Technology scaling improves the performance of circuits, but also increases the interactions between elements and increases the internal stresses in the circuit. For the design of reliable circuits, estimation of the worst-case attributes of the electrical/thermal interactions and the internal stresses is required. In this dissertation, the problem of estimating the worst-case electrical/thermal interactions and the internal stresses is formulated as the maximization of weighted switching activity (or logic state) of a set of logic gates in subintervals of a clock cycle or in a clock cycle. Upper-bound estimates of the attributes of the electrical/thermal interactions and the internal stresses can then be computed by solving the optimization problem. This technique is applied to the computation of maximum switching activity, peak current for programmable logic arrays (PLAs), peak current envelope for static circuits, maximum leakage current, and the maximum voltage variation in the power distribution network. Comparisons with the results obtained by exhaustive simulation or simulation with a large number of random input vectors are also presented. In addition, design techniques for power-supply noise minimization, enhancing the circuit tolerance to power-supply voltage variations, and ultra-low power circuit design with significantly reduced current/power demand are presented.","abstract_has_math":false,"creators":["Bobba, Sudhakar"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Hajj, Ibrahim N."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:10:40Z","date_published":"2015-09-25T20:10:40Z","updated_at":"2026-07-22T22:26:16Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI9989945"],"render_values":[{"text":"(MiAaPQ)AAI9989945","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/81345","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Hajj, Ibrahim N."]},{"key":"dc:creator","label":"Author","values":["Bobba, Sudhakar"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:10:40Z","10000-01-01","2000"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/81345","(MiAaPQ)AAI9989945"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Technology scaling improves the performance of circuits, but also increases the interactions between elements and increases the internal stresses in the circuit. For the design of reliable circuits, estimation of the worst-case attributes of the electrical/thermal interactions and the internal stresses is required. In this dissertation, the problem of estimating the worst-case electrical/thermal interactions and the internal stresses is formulated as the maximization of weighted switching activity (or logic state) of a set of logic gates in subintervals of a clock cycle or in a clock cycle. Upper-bound estimates of the attributes of the electrical/thermal interactions and the internal stresses can then be computed by solving the optimization problem. This technique is applied to the computation of maximum switching activity, peak current for programmable logic arrays (PLAs), peak current envelope for static circuits, maximum leakage current, and the maximum voltage variation in the power distribution network. Comparisons with the results obtained by exhaustive simulation or simulation with a large number of random input vectors are also presented. In addition, design techniques for power-supply noise minimization, enhancing the circuit tolerance to power-supply voltage variations, and ultra-low power circuit design with significantly reduced current/power demand are presented.","Made available in DSpace on 2015-09-25T20:10:40Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9989945.pdf: 10048860 bytes, checksum: babf30942ebe415daf5653ec84ad50a1 (MD5) Previous issue date: 2000","Embargo set by: Seth Robbins for item 82626 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","186 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2000."]},{"key":"dc:title","label":"Title","values":["Input-Pattern-Independent Estimation of Peak Current, Peak Power Dissipation, and Maximum Voltage Variation in the Power Distribution Network of VLSI Circuits"]}]}],"canonical_facts":{"dc:contributor":["Hajj, Ibrahim N."],"dc:creator":["Bobba, Sudhakar"],"dc:date":["2015-09-25T20:10:40Z","10000-01-01","2000"],"dc:description":["Technology scaling improves the performance of circuits, but also increases the interactions between elements and increases the internal stresses in the circuit. For the design of reliable circuits, estimation of the worst-case attributes of the electrical/thermal interactions and the internal stresses is required. In this dissertation, the problem of estimating the worst-case electrical/thermal interactions and the internal stresses is formulated as the maximization of weighted switching activity (or logic state) of a set of logic gates in subintervals of a clock cycle or in a clock cycle. Upper-bound estimates of the attributes of the electrical/thermal interactions and the internal stresses can then be computed by solving the optimization problem. This technique is applied to the computation of maximum switching activity, peak current for programmable logic arrays (PLAs), peak current envelope for static circuits, maximum leakage current, and the maximum voltage variation in the power distribution network. Comparisons with the results obtained by exhaustive simulation or simulation with a large number of random input vectors are also presented. In addition, design techniques for power-supply noise minimization, enhancing the circuit tolerance to power-supply voltage variations, and ultra-low power circuit design with significantly reduced current/power demand are presented.","Made available in DSpace on 2015-09-25T20:10:40Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9989945.pdf: 10048860 bytes, checksum: babf30942ebe415daf5653ec84ad50a1 (MD5) Previous issue date: 2000","Embargo set by: Seth Robbins for item 82626 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","186 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2000."],"dc:identifier":["http://hdl.handle.net/2142/81345","(MiAaPQ)AAI9989945"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["Input-Pattern-Independent Estimation of Peak Current, Peak Power Dissipation, and Maximum Voltage Variation in the Power Distribution Network of VLSI Circuits"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:16Z"}