{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/81238"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/81238","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Interfacial Structures of Oxides on GaAs","abstract":"For the deposited oxide/GaAs work, only deposition of (Ga,Gd)$\\sb2$O$\\sb3$ oxide among others shows a low interface trap density (D$\\rm\\sb{it})$ at the oxide-GaAs interface. It is low enough to warrant the demonstration of both n- and p-channel enhancement GaAs MOSFETs. High-resolution transmission electron microscopy (HRTEM) indicates that deposition of MgO, Al$\\sb2$O$\\sb3$, and Ga$\\sb2$O$\\sb3$, fail to yield a truly amorphous oxide. Although deposition of SiO$\\sb2$ results in an amorphous oxide. There lacks a transition layer between SiO$\\sb2$ and GaAs. A correlation between high-low frequency capacitance-voltage (C-V) phenomenon and physical interfacial structure property has been derived by HRTEM. A thin oxide epilayer on GaAs has been identified and proposed as the key factor to solve the surface dangling bond problem. X-ray photoelectron spectroscopy (XPS) and Auger data show that Gd rich in the interface region is the essential part of the good quality MOS devices. It suggest that carefully controlled the initial growth conditions such as substrate temperature, source temperature and oxide growth rate will directly affect the electrical property of the MOSFET.","abstract_html":"For the deposited oxide/GaAs work, only deposition of (Ga,Gd)$\\sb2$O$\\sb3$ oxide among others shows a low interface trap density (D$\\rm\\sb{it})$ at the oxide-GaAs interface. It is low enough to warrant the demonstration of both n- and p-channel enhancement GaAs MOSFETs. High-resolution transmission electron microscopy (HRTEM) indicates that deposition of MgO, Al$\\sb2$O$\\sb3$, and Ga$\\sb2$O$\\sb3$, fail to yield a truly amorphous oxide. Although deposition of SiO$\\sb2$ results in an amorphous oxide. There lacks a transition layer between SiO$\\sb2$ and GaAs. A correlation between high-low frequency capacitance-voltage (C-V) phenomenon and physical interfacial structure property has been derived by HRTEM. A thin oxide epilayer on GaAs has been identified and proposed as the key factor to solve the surface dangling bond problem. X-ray photoelectron spectroscopy (XPS) and Auger data show that Gd rich in the interface region is the essential part of the good quality MOS devices. It suggest that carefully controlled the initial growth conditions such as substrate temperature, source temperature and oxide growth rate will directly affect the electrical property of the MOSFET.","abstract_has_math":true,"creators":["Chou, Li-Jen"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Hsieh, Kuang-Chien"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:10:11Z","date_published":"2015-09-25T20:10:11Z","updated_at":"2026-07-22T22:26:15Z","subjects":["Engineering, Materials Science"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI9904410"],"render_values":[{"text":"(MiAaPQ)AAI9904410","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/81238","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Hsieh, Kuang-Chien"]},{"key":"dc:creator","label":"Author","values":["Chou, Li-Jen"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:10:11Z","10000-01-01","1998"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Materials Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/81238","(MiAaPQ)AAI9904410"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["For the deposited oxide/GaAs work, only deposition of (Ga,Gd)$\\sb2$O$\\sb3$ oxide among others shows a low interface trap density (D$\\rm\\sb{it})$ at the oxide-GaAs interface. It is low enough to warrant the demonstration of both n- and p-channel enhancement GaAs MOSFETs. High-resolution transmission electron microscopy (HRTEM) indicates that deposition of MgO, Al$\\sb2$O$\\sb3$, and Ga$\\sb2$O$\\sb3$, fail to yield a truly amorphous oxide. Although deposition of SiO$\\sb2$ results in an amorphous oxide. There lacks a transition layer between SiO$\\sb2$ and GaAs. A correlation between high-low frequency capacitance-voltage (C-V) phenomenon and physical interfacial structure property has been derived by HRTEM. A thin oxide epilayer on GaAs has been identified and proposed as the key factor to solve the surface dangling bond problem. X-ray photoelectron spectroscopy (XPS) and Auger data show that Gd rich in the interface region is the essential part of the good quality MOS devices. It suggest that carefully controlled the initial growth conditions such as substrate temperature, source temperature and oxide growth rate will directly affect the electrical property of the MOSFET.","Made available in DSpace on 2015-09-25T20:10:11Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9904410.pdf: 3716874 bytes, checksum: cfb2d45af0b3a5677a8848e7e81d37e8 (MD5) Previous issue date: 1998","Embargo set by: Seth Robbins for item 82519 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","85 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998."]},{"key":"dc:title","label":"Title","values":["Interfacial Structures of Oxides on GaAs"]}]}],"canonical_facts":{"dc:contributor":["Hsieh, Kuang-Chien"],"dc:creator":["Chou, Li-Jen"],"dc:date":["2015-09-25T20:10:11Z","10000-01-01","1998"],"dc:description":["For the deposited oxide/GaAs work, only deposition of (Ga,Gd)$\\sb2$O$\\sb3$ oxide among others shows a low interface trap density (D$\\rm\\sb{it})$ at the oxide-GaAs interface. It is low enough to warrant the demonstration of both n- and p-channel enhancement GaAs MOSFETs. High-resolution transmission electron microscopy (HRTEM) indicates that deposition of MgO, Al$\\sb2$O$\\sb3$, and Ga$\\sb2$O$\\sb3$, fail to yield a truly amorphous oxide. Although deposition of SiO$\\sb2$ results in an amorphous oxide. There lacks a transition layer between SiO$\\sb2$ and GaAs. A correlation between high-low frequency capacitance-voltage (C-V) phenomenon and physical interfacial structure property has been derived by HRTEM. A thin oxide epilayer on GaAs has been identified and proposed as the key factor to solve the surface dangling bond problem. X-ray photoelectron spectroscopy (XPS) and Auger data show that Gd rich in the interface region is the essential part of the good quality MOS devices. It suggest that carefully controlled the initial growth conditions such as substrate temperature, source temperature and oxide growth rate will directly affect the electrical property of the MOSFET.","Made available in DSpace on 2015-09-25T20:10:11Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9904410.pdf: 3716874 bytes, checksum: cfb2d45af0b3a5677a8848e7e81d37e8 (MD5) Previous issue date: 1998","Embargo set by: Seth Robbins for item 82519 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","85 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998."],"dc:identifier":["http://hdl.handle.net/2142/81238","(MiAaPQ)AAI9904410"],"dc:language":["eng"],"dc:subject":["Engineering, Materials Science"],"dc:title":["Interfacial Structures of Oxides on GaAs"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:15Z"}