{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/81224"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/81224","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"New Techniques to Verify Timing Correctness of Integrated Circuits","abstract":"A preliminary study of the relationship between false paths and delay fault testing is also presented. We first show an example where a circuit that does not have any delay variations behaves incorrectly during normal operation due to the common assumptions on false paths used in determining the clock cycle time. We then show an example of a faulty circuit that passes testing because certain false paths contribute to the invalidation of delay tests generated under a single-fault assumption. Finally, we show an example where a good circuit that functions correctly under normal operation is declared as faulty when certain false paths are activated during scan-based testing. For each case, we suggest possible remedies that can sometimes result in more conservative estimates on clock cycle times.","abstract_html":"A preliminary study of the relationship between false paths and delay fault testing is also presented. We first show an example where a circuit that does not have any delay variations behaves incorrectly during normal operation due to the common assumptions on false paths used in determining the clock cycle time. We then show an example of a faulty circuit that passes testing because certain false paths contribute to the invalidation of delay tests generated under a single-fault assumption. Finally, we show an example where a good circuit that functions correctly under normal operation is declared as faulty when certain false paths are activated during scan-based testing. For each case, we suggest possible remedies that can sometimes result in more conservative estimates on clock cycle times.","abstract_has_math":false,"creators":["Heragu, Keerthinarayan Prasanna"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Patel, Janak H."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:10:07Z","date_published":"2015-09-25T20:10:07Z","updated_at":"2026-07-22T22:26:15Z","subjects":["Computer Science"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI9834687"],"render_values":[{"text":"(MiAaPQ)AAI9834687","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/81224","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Patel, Janak H."]},{"key":"dc:creator","label":"Author","values":["Heragu, Keerthinarayan Prasanna"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:10:07Z","10000-01-01","1998"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/81224","(MiAaPQ)AAI9834687"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["A preliminary study of the relationship between false paths and delay fault testing is also presented. We first show an example where a circuit that does not have any delay variations behaves incorrectly during normal operation due to the common assumptions on false paths used in determining the clock cycle time. We then show an example of a faulty circuit that passes testing because certain false paths contribute to the invalidation of delay tests generated under a single-fault assumption. Finally, we show an example where a good circuit that functions correctly under normal operation is declared as faulty when certain false paths are activated during scan-based testing. For each case, we suggest possible remedies that can sometimes result in more conservative estimates on clock cycle times.","Made available in DSpace on 2015-09-25T20:10:07Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9834687.pdf: 3165906 bytes, checksum: 79b131605c2d88ec91267889799ecede (MD5) Previous issue date: 1998","Embargo set by: Seth Robbins for item 82505 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","111 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998."]},{"key":"dc:title","label":"Title","values":["New Techniques to Verify Timing Correctness of Integrated Circuits"]}]}],"canonical_facts":{"dc:contributor":["Patel, Janak H."],"dc:creator":["Heragu, Keerthinarayan Prasanna"],"dc:date":["2015-09-25T20:10:07Z","10000-01-01","1998"],"dc:description":["A preliminary study of the relationship between false paths and delay fault testing is also presented. We first show an example where a circuit that does not have any delay variations behaves incorrectly during normal operation due to the common assumptions on false paths used in determining the clock cycle time. We then show an example of a faulty circuit that passes testing because certain false paths contribute to the invalidation of delay tests generated under a single-fault assumption. Finally, we show an example where a good circuit that functions correctly under normal operation is declared as faulty when certain false paths are activated during scan-based testing. For each case, we suggest possible remedies that can sometimes result in more conservative estimates on clock cycle times.","Made available in DSpace on 2015-09-25T20:10:07Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9834687.pdf: 3165906 bytes, checksum: 79b131605c2d88ec91267889799ecede (MD5) Previous issue date: 1998","Embargo set by: Seth Robbins for item 82505 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","111 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998."],"dc:identifier":["http://hdl.handle.net/2142/81224","(MiAaPQ)AAI9834687"],"dc:language":["eng"],"dc:subject":["Computer Science"],"dc:title":["New Techniques to Verify Timing Correctness of Integrated Circuits"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:15Z"}