{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/81083"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/81083","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Energy-Efficient and Error-Tolerant Digital Design","abstract":"Thus, our proposed techniques address the challenging problem of energy reduction and reliable operation in a unified manner. They enable us to design deterministic systems even though the process technology has statistical variations. These techniques provide a new computational model that is better suited to the realities of the nanoscale era. Such computational models may be key to extending Moore's law into the deep nanoscale silicon and post-silicon era.","abstract_html":"Thus, our proposed techniques address the challenging problem of energy reduction and reliable operation in a unified manner. They enable us to design deterministic systems even though the process technology has statistical variations. These techniques provide a new computational model that is better suited to the realities of the nanoscale era. Such computational models may be key to extending Moore's law into the deep nanoscale silicon and post-silicon era.","abstract_has_math":false,"creators":["Varatkar, Girish Vishnu"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical and Computer Engineering","degree_department":null,"school":null,"contributors":["Shanbhag, Naresh R."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:09:31Z","date_published":"2015-09-25T20:09:31Z","updated_at":"2026-07-22T22:26:15Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI3314923"],"render_values":[{"text":"(MiAaPQ)AAI3314923","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/81083","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Shanbhag, Naresh R."]},{"key":"dc:creator","label":"Author","values":["Varatkar, Girish Vishnu"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:09:31Z","10000-01-01","2008"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/81083","(MiAaPQ)AAI3314923"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Thus, our proposed techniques address the challenging problem of energy reduction and reliable operation in a unified manner. They enable us to design deterministic systems even though the process technology has statistical variations. These techniques provide a new computational model that is better suited to the realities of the nanoscale era. Such computational models may be key to extending Moore's law into the deep nanoscale silicon and post-silicon era.","Made available in DSpace on 2015-09-25T20:09:31Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3314923.pdf: 1808973 bytes, checksum: ea40d5c8f258ce476fb99b18c5bb6921 (MD5) Previous issue date: 2008","Embargo set by: Seth Robbins for item 82365 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","106 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2008."]},{"key":"dc:title","label":"Title","values":["Energy-Efficient and Error-Tolerant Digital Design"]}]}],"canonical_facts":{"dc:contributor":["Shanbhag, Naresh R."],"dc:creator":["Varatkar, Girish Vishnu"],"dc:date":["2015-09-25T20:09:31Z","10000-01-01","2008"],"dc:description":["Thus, our proposed techniques address the challenging problem of energy reduction and reliable operation in a unified manner. They enable us to design deterministic systems even though the process technology has statistical variations. These techniques provide a new computational model that is better suited to the realities of the nanoscale era. Such computational models may be key to extending Moore's law into the deep nanoscale silicon and post-silicon era.","Made available in DSpace on 2015-09-25T20:09:31Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3314923.pdf: 1808973 bytes, checksum: ea40d5c8f258ce476fb99b18c5bb6921 (MD5) Previous issue date: 2008","Embargo set by: Seth Robbins for item 82365 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","106 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2008."],"dc:identifier":["http://hdl.handle.net/2142/81083","(MiAaPQ)AAI3314923"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["Energy-Efficient and Error-Tolerant Digital Design"],"dc:type":["text"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:15Z"}