{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/81030"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/81030","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"VLSI Physical Design for Manufacturability and Reliability","abstract":"In Chapter 2, we present an optimal algorithm to generate the twist pattern for the complementary bus structure, reducing the noise as well as handling design changes. In Chapter 3, another bus optimization is present to reduce the power consumption in memory address bus for specific applications. The energy dissipates to both coupling and self capacitances are considered during the optimization. A statistical shortest path algorithm is present in Chapter 4. Its applications, such as maze routing, timing analysis and buffer insertion, are discussed. Proposed algorithm can handle an arbitrary function of mean and variance of path weight instead of convex constraint needed for existing algorithms. In Chapter 5, buffer insertion under process variations is discussed in details. We proved that buffer insertion is not sensitive to process variations both theoretically and practically. In Chapter 6 and 7, design techniques are presented to improve the manufacturability. We present a novel metal fill insertion methodology in Chapter 6 for lithography. Trade-off between printability and coupling capacitance are considered. In Chapter 7, dummy features and boundary based method are proposed to enable the cell-wise optical proximity correction (OPC) for 32nm node and beyond. It will saves weeks of computation on full-chip OPC and reduce the exponentially increase mask data volume. Our proposed methodology will also lead to more accurate timing model for standard cell library with post-OPC information ready.","abstract_html":"In Chapter 2, we present an optimal algorithm to generate the twist pattern for the complementary bus structure, reducing the noise as well as handling design changes. In Chapter 3, another bus optimization is present to reduce the power consumption in memory address bus for specific applications. The energy dissipates to both coupling and self capacitances are considered during the optimization. A statistical shortest path algorithm is present in Chapter 4. Its applications, such as maze routing, timing analysis and buffer insertion, are discussed. Proposed algorithm can handle an arbitrary function of mean and variance of path weight instead of convex constraint needed for existing algorithms. In Chapter 5, buffer insertion under process variations is discussed in details. We proved that buffer insertion is not sensitive to process variations both theoretically and practically. In Chapter 6 and 7, design techniques are presented to improve the manufacturability. We present a novel metal fill insertion methodology in Chapter 6 for lithography. Trade-off between printability and coupling capacitance are considered. In Chapter 7, dummy features and boundary based method are proposed to enable the cell-wise optical proximity correction (OPC) for 32nm node and beyond. It will saves weeks of computation on full-chip OPC and reduce the exponentially increase mask data volume. Our proposed methodology will also lead to more accurate timing model for standard cell library with post-OPC information ready.","abstract_has_math":false,"creators":["Deng, Liang"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical and Computer Engineering","degree_department":null,"school":null,"contributors":["Wong, Martin D.F."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:09:18Z","date_published":"2015-09-25T20:09:18Z","updated_at":"2026-07-22T22:26:15Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI3290216"],"render_values":[{"text":"(MiAaPQ)AAI3290216","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/81030","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Wong, Martin D.F."]},{"key":"dc:creator","label":"Author","values":["Deng, Liang"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:09:18Z","10000-01-01","2007"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/81030","(MiAaPQ)AAI3290216"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["In Chapter 2, we present an optimal algorithm to generate the twist pattern for the complementary bus structure, reducing the noise as well as handling design changes. In Chapter 3, another bus optimization is present to reduce the power consumption in memory address bus for specific applications. The energy dissipates to both coupling and self capacitances are considered during the optimization. A statistical shortest path algorithm is present in Chapter 4. Its applications, such as maze routing, timing analysis and buffer insertion, are discussed. Proposed algorithm can handle an arbitrary function of mean and variance of path weight instead of convex constraint needed for existing algorithms. In Chapter 5, buffer insertion under process variations is discussed in details. We proved that buffer insertion is not sensitive to process variations both theoretically and practically. In Chapter 6 and 7, design techniques are presented to improve the manufacturability. We present a novel metal fill insertion methodology in Chapter 6 for lithography. Trade-off between printability and coupling capacitance are considered. In Chapter 7, dummy features and boundary based method are proposed to enable the cell-wise optical proximity correction (OPC) for 32nm node and beyond. It will saves weeks of computation on full-chip OPC and reduce the exponentially increase mask data volume. Our proposed methodology will also lead to more accurate timing model for standard cell library with post-OPC information ready.","Made available in DSpace on 2015-09-25T20:09:18Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3290216.pdf: 2991731 bytes, checksum: 43880522d005f5559429b9615d454da7 (MD5) Previous issue date: 2007","Embargo set by: Seth Robbins for item 82312 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","122 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2007."]},{"key":"dc:title","label":"Title","values":["VLSI Physical Design for Manufacturability and Reliability"]}]}],"canonical_facts":{"dc:contributor":["Wong, Martin D.F."],"dc:creator":["Deng, Liang"],"dc:date":["2015-09-25T20:09:18Z","10000-01-01","2007"],"dc:description":["In Chapter 2, we present an optimal algorithm to generate the twist pattern for the complementary bus structure, reducing the noise as well as handling design changes. In Chapter 3, another bus optimization is present to reduce the power consumption in memory address bus for specific applications. The energy dissipates to both coupling and self capacitances are considered during the optimization. A statistical shortest path algorithm is present in Chapter 4. Its applications, such as maze routing, timing analysis and buffer insertion, are discussed. Proposed algorithm can handle an arbitrary function of mean and variance of path weight instead of convex constraint needed for existing algorithms. In Chapter 5, buffer insertion under process variations is discussed in details. We proved that buffer insertion is not sensitive to process variations both theoretically and practically. In Chapter 6 and 7, design techniques are presented to improve the manufacturability. We present a novel metal fill insertion methodology in Chapter 6 for lithography. Trade-off between printability and coupling capacitance are considered. In Chapter 7, dummy features and boundary based method are proposed to enable the cell-wise optical proximity correction (OPC) for 32nm node and beyond. It will saves weeks of computation on full-chip OPC and reduce the exponentially increase mask data volume. Our proposed methodology will also lead to more accurate timing model for standard cell library with post-OPC information ready.","Made available in DSpace on 2015-09-25T20:09:18Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3290216.pdf: 2991731 bytes, checksum: 43880522d005f5559429b9615d454da7 (MD5) Previous issue date: 2007","Embargo set by: Seth Robbins for item 82312 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","122 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2007."],"dc:identifier":["http://hdl.handle.net/2142/81030","(MiAaPQ)AAI3290216"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["VLSI Physical Design for Manufacturability and Reliability"],"dc:type":["text"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:15Z"}