{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/80982"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/80982","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Reliability and Security Engine: A Processor-Level Framework for Application -Aware Detection and Recovery","abstract":"Our results show a decrease in overhead by 53% and a decrease in false positives by approximately 12% as compared to a duplication of all instructions. We detect all control logic errors that affect the instruction wakeup and scheduling mechanism. The combined hardware overhead due to the framework and modules is less than 10%. Our ongoing research is targeted towards implementing the framework and the modules on a Xilinx FPGA and towards refining the application analysis tools to detect key application characteristics, and then translating these characteristics into hardware modules that can be embedded into the framework.","abstract_html":"Our results show a decrease in overhead by 53% and a decrease in false positives by approximately 12% as compared to a duplication of all instructions. We detect all control logic errors that affect the instruction wakeup and scheduling mechanism. The combined hardware overhead due to the framework and modules is less than 10%. Our ongoing research is targeted towards implementing the framework and the modules on a Xilinx FPGA and towards refining the application analysis tools to detect key application characteristics, and then translating these characteristics into hardware modules that can be embedded into the framework.","abstract_has_math":false,"creators":["Nakka, Nithin Manikyam"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical and Computer Engineering","degree_department":null,"school":null,"contributors":["Ravishanker K. Iyer"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:09:06Z","date_published":"2015-09-25T20:09:06Z","updated_at":"2026-07-22T22:26:15Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI3242950"],"render_values":[{"text":"(MiAaPQ)AAI3242950","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/80982","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Ravishanker K. Iyer"]},{"key":"dc:creator","label":"Author","values":["Nakka, Nithin Manikyam"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:09:06Z","10000-01-01","2006"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/80982","(MiAaPQ)AAI3242950"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Our results show a decrease in overhead by 53% and a decrease in false positives by approximately 12% as compared to a duplication of all instructions. We detect all control logic errors that affect the instruction wakeup and scheduling mechanism. The combined hardware overhead due to the framework and modules is less than 10%. Our ongoing research is targeted towards implementing the framework and the modules on a Xilinx FPGA and towards refining the application analysis tools to detect key application characteristics, and then translating these characteristics into hardware modules that can be embedded into the framework.","Made available in DSpace on 2015-09-25T20:09:06Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3242950.pdf: 5557400 bytes, checksum: 85e22477b22fc6bbb62865e0f788e048 (MD5) Previous issue date: 2006","Embargo set by: Seth Robbins for item 82264 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","227 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2006."]},{"key":"dc:title","label":"Title","values":["Reliability and Security Engine: A Processor-Level Framework for Application -Aware Detection and Recovery"]}]}],"canonical_facts":{"dc:contributor":["Ravishanker K. Iyer"],"dc:creator":["Nakka, Nithin Manikyam"],"dc:date":["2015-09-25T20:09:06Z","10000-01-01","2006"],"dc:description":["Our results show a decrease in overhead by 53% and a decrease in false positives by approximately 12% as compared to a duplication of all instructions. We detect all control logic errors that affect the instruction wakeup and scheduling mechanism. The combined hardware overhead due to the framework and modules is less than 10%. Our ongoing research is targeted towards implementing the framework and the modules on a Xilinx FPGA and towards refining the application analysis tools to detect key application characteristics, and then translating these characteristics into hardware modules that can be embedded into the framework.","Made available in DSpace on 2015-09-25T20:09:06Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3242950.pdf: 5557400 bytes, checksum: 85e22477b22fc6bbb62865e0f788e048 (MD5) Previous issue date: 2006","Embargo set by: Seth Robbins for item 82264 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","227 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2006."],"dc:identifier":["http://hdl.handle.net/2142/80982","(MiAaPQ)AAI3242950"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["Reliability and Security Engine: A Processor-Level Framework for Application -Aware Detection and Recovery"],"dc:type":["text"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:15Z"}