{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/80861"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/80861","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Characterization, Design, and Modeling of on -Chip Electrostatic Discharge Protection Devices","abstract":"In this dissertation, extensive results are presented on characterization, design, and modeling of on-chip ESD protection devices. Specifically, simulator-independent circuit-level compact models for ESD protection NMOSFETs and diodes are developed using the Verilog-A language. Model confirmations are obtained through experimental data of a 0.6-mum, and a 0.13-mum CMOS technology. Small-signal and large-signal models are provided to ensure accurate ac and transient simulation. Improved avalanche multiplication factor equations are used to avoid convergence problems. Key modeling parameters are analyzed and important elements identified for accurate capture of the trigger voltage. Various trigger mechanisms are then studied to further understand the NMOS transient snapback behavior. Compact models of the on-resistance are proposed to incorporate the self-heating effect. Investigations on the turn-on behaviors of ESD protection MOSFETs and diodes reveal clear voltage overshooting with the help of an improved VFTLP (Very Fast Transmission Line Pulsing) system. Next, the ESD robustness of a 0.13-mum CMOS technology is carefully evaluated with design considerations given. Last, design techniques of RC-triggered, MOSFET based power clamps are discussed. A compact, timed-shutoff power clamp is proposed for area reduction and performance improvement.","abstract_html":"In this dissertation, extensive results are presented on characterization, design, and modeling of on-chip ESD protection devices. Specifically, simulator-independent circuit-level compact models for ESD protection NMOSFETs and diodes are developed using the Verilog-A language. Model confirmations are obtained through experimental data of a 0.6-mum, and a 0.13-mum CMOS technology. Small-signal and large-signal models are provided to ensure accurate ac and transient simulation. Improved avalanche multiplication factor equations are used to avoid convergence problems. Key modeling parameters are analyzed and important elements identified for accurate capture of the trigger voltage. Various trigger mechanisms are then studied to further understand the NMOS transient snapback behavior. Compact models of the on-resistance are proposed to incorporate the self-heating effect. Investigations on the turn-on behaviors of ESD protection MOSFETs and diodes reveal clear voltage overshooting with the help of an improved VFTLP (Very Fast Transmission Line Pulsing) system. Next, the ESD robustness of a 0.13-mum CMOS technology is carefully evaluated with design considerations given. Last, design techniques of RC-triggered, MOSFET based power clamps are discussed. A compact, timed-shutoff power clamp is proposed for area reduction and performance improvement.","abstract_has_math":false,"creators":["Li, Junjun"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Rosenbaum, Elyse"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:08:32Z","date_published":"2015-09-25T20:08:32Z","updated_at":"2026-07-22T22:26:15Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI3130970"],"render_values":[{"text":"(MiAaPQ)AAI3130970","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/80861","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Rosenbaum, Elyse"]},{"key":"dc:creator","label":"Author","values":["Li, Junjun"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:08:32Z","10000-01-01","2004"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/80861","(MiAaPQ)AAI3130970"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["In this dissertation, extensive results are presented on characterization, design, and modeling of on-chip ESD protection devices. Specifically, simulator-independent circuit-level compact models for ESD protection NMOSFETs and diodes are developed using the Verilog-A language. Model confirmations are obtained through experimental data of a 0.6-mum, and a 0.13-mum CMOS technology. Small-signal and large-signal models are provided to ensure accurate ac and transient simulation. Improved avalanche multiplication factor equations are used to avoid convergence problems. Key modeling parameters are analyzed and important elements identified for accurate capture of the trigger voltage. Various trigger mechanisms are then studied to further understand the NMOS transient snapback behavior. Compact models of the on-resistance are proposed to incorporate the self-heating effect. Investigations on the turn-on behaviors of ESD protection MOSFETs and diodes reveal clear voltage overshooting with the help of an improved VFTLP (Very Fast Transmission Line Pulsing) system. Next, the ESD robustness of a 0.13-mum CMOS technology is carefully evaluated with design considerations given. Last, design techniques of RC-triggered, MOSFET based power clamps are discussed. A compact, timed-shutoff power clamp is proposed for area reduction and performance improvement.","Made available in DSpace on 2015-09-25T20:08:32Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3130970.pdf: 7208406 bytes, checksum: 597b3ae1ce5ef2c959a85335a719b5a0 (MD5) Previous issue date: 2004","Embargo set by: Seth Robbins for item 82143 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","142 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2004."]},{"key":"dc:title","label":"Title","values":["Characterization, Design, and Modeling of on -Chip Electrostatic Discharge Protection Devices"]}]}],"canonical_facts":{"dc:contributor":["Rosenbaum, Elyse"],"dc:creator":["Li, Junjun"],"dc:date":["2015-09-25T20:08:32Z","10000-01-01","2004"],"dc:description":["In this dissertation, extensive results are presented on characterization, design, and modeling of on-chip ESD protection devices. Specifically, simulator-independent circuit-level compact models for ESD protection NMOSFETs and diodes are developed using the Verilog-A language. Model confirmations are obtained through experimental data of a 0.6-mum, and a 0.13-mum CMOS technology. Small-signal and large-signal models are provided to ensure accurate ac and transient simulation. Improved avalanche multiplication factor equations are used to avoid convergence problems. Key modeling parameters are analyzed and important elements identified for accurate capture of the trigger voltage. Various trigger mechanisms are then studied to further understand the NMOS transient snapback behavior. Compact models of the on-resistance are proposed to incorporate the self-heating effect. Investigations on the turn-on behaviors of ESD protection MOSFETs and diodes reveal clear voltage overshooting with the help of an improved VFTLP (Very Fast Transmission Line Pulsing) system. Next, the ESD robustness of a 0.13-mum CMOS technology is carefully evaluated with design considerations given. Last, design techniques of RC-triggered, MOSFET based power clamps are discussed. A compact, timed-shutoff power clamp is proposed for area reduction and performance improvement.","Made available in DSpace on 2015-09-25T20:08:32Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3130970.pdf: 7208406 bytes, checksum: 597b3ae1ce5ef2c959a85335a719b5a0 (MD5) Previous issue date: 2004","Embargo set by: Seth Robbins for item 82143 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","142 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2004."],"dc:identifier":["http://hdl.handle.net/2142/80861","(MiAaPQ)AAI3130970"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["Characterization, Design, and Modeling of on -Chip Electrostatic Discharge Protection Devices"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:15Z"}