{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/80842"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/80842","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Enhancing Defect Coverage of VLSI Chips by Using Cost Effective Delay Fault Tests","abstract":"We use circuit delay bounding based on a set of linear constraints, obtained from testing some paths in the circuit robustly, to investigate how well such tests cover distributed delay defects. Unfortunately, our experimental results using the above method show robust tests may not cover distributed delay defects very well.","abstract_html":"We use circuit delay bounding based on a set of linear constraints, obtained from testing some paths in the circuit robustly, to investigate how well such tests cover distributed delay defects. Unfortunately, our experimental results using the above method show robust tests may not cover distributed delay defects very well.","abstract_has_math":false,"creators":["Sharma, Manish"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Patel, Janak H."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:08:26Z","date_published":"2015-09-25T20:08:26Z","updated_at":"2026-07-22T22:26:15Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI3101968"],"render_values":[{"text":"(MiAaPQ)AAI3101968","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/80842","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Patel, Janak H."]},{"key":"dc:creator","label":"Author","values":["Sharma, Manish"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:08:26Z","10000-01-01","2003"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/80842","(MiAaPQ)AAI3101968"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["We use circuit delay bounding based on a set of linear constraints, obtained from testing some paths in the circuit robustly, to investigate how well such tests cover distributed delay defects. Unfortunately, our experimental results using the above method show robust tests may not cover distributed delay defects very well.","Made available in DSpace on 2015-09-25T20:08:26Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3101968.pdf: 5380732 bytes, checksum: 7ad1d59a0f11f5f3e723121430f2eb80 (MD5) Previous issue date: 2003","Embargo set by: Seth Robbins for item 82124 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","108 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2003."]},{"key":"dc:title","label":"Title","values":["Enhancing Defect Coverage of VLSI Chips by Using Cost Effective Delay Fault Tests"]}]}],"canonical_facts":{"dc:contributor":["Patel, Janak H."],"dc:creator":["Sharma, Manish"],"dc:date":["2015-09-25T20:08:26Z","10000-01-01","2003"],"dc:description":["We use circuit delay bounding based on a set of linear constraints, obtained from testing some paths in the circuit robustly, to investigate how well such tests cover distributed delay defects. Unfortunately, our experimental results using the above method show robust tests may not cover distributed delay defects very well.","Made available in DSpace on 2015-09-25T20:08:26Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3101968.pdf: 5380732 bytes, checksum: 7ad1d59a0f11f5f3e723121430f2eb80 (MD5) Previous issue date: 2003","Embargo set by: Seth Robbins for item 82124 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","108 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2003."],"dc:identifier":["http://hdl.handle.net/2142/80842","(MiAaPQ)AAI3101968"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["Enhancing Defect Coverage of VLSI Chips by Using Cost Effective Delay Fault Tests"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:15Z"}