{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/80749"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/80749","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"High-Speed, Low-Power 54-B X 54-B Digital Multiplier Architecture Using Redundant Binary","abstract":"A new architecture for a carry-free multiplier is proposed that focuses on redundant binary (RB) numbers and conversion techniques. By incorporating the Booth algorithm along with RB numbers, a pair of 2's complement input words can be multiplied in RB domain free of carry propagation. Using the proposed equivalent bit conversion algorithm (EBCA), the resulting RB product can be converted to a normal binary (NB) product in constant time regardless of word width. A prototype 54-b x 54-b multiplier is implemented using transmission gate logic circuits to prove the concept and algorithms of the proposed architecture. The proposed multiplier fabricated in 0.35 mum CMOS process is tested to operate at 74 MHz with 3.3 V power supply while consuming 53.4 mW of power. The proposed architecture of the carry-free multiplier is an ideal architectural candidate for low-power, high-speed, portable devices.","abstract_html":"A new architecture for a carry-free multiplier is proposed that focuses on redundant binary (RB) numbers and conversion techniques. By incorporating the Booth algorithm along with RB numbers, a pair of 2&#x27;s complement input words can be multiplied in RB domain free of carry propagation. Using the proposed equivalent bit conversion algorithm (EBCA), the resulting RB product can be converted to a normal binary (NB) product in constant time regardless of word width. A prototype 54-b x 54-b multiplier is implemented using transmission gate logic circuits to prove the concept and algorithms of the proposed architecture. The proposed multiplier fabricated in 0.35 mum CMOS process is tested to operate at 74 MHz with 3.3 V power supply while consuming 53.4 mW of power. The proposed architecture of the carry-free multiplier is an ideal architectural candidate for low-power, high-speed, portable devices.","abstract_has_math":false,"creators":["Kim, Yun H."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Song, Bang-Sup"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:07:59Z","date_published":"2015-09-25T20:07:59Z","updated_at":"2026-07-22T22:26:14Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI3030447"],"render_values":[{"text":"(MiAaPQ)AAI3030447","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/80749","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Song, Bang-Sup"]},{"key":"dc:creator","label":"Author","values":["Kim, Yun H."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:07:59Z","10000-01-01","2001"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/80749","(MiAaPQ)AAI3030447"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["A new architecture for a carry-free multiplier is proposed that focuses on redundant binary (RB) numbers and conversion techniques. By incorporating the Booth algorithm along with RB numbers, a pair of 2's complement input words can be multiplied in RB domain free of carry propagation. Using the proposed equivalent bit conversion algorithm (EBCA), the resulting RB product can be converted to a normal binary (NB) product in constant time regardless of word width. A prototype 54-b x 54-b multiplier is implemented using transmission gate logic circuits to prove the concept and algorithms of the proposed architecture. The proposed multiplier fabricated in 0.35 mum CMOS process is tested to operate at 74 MHz with 3.3 V power supply while consuming 53.4 mW of power. The proposed architecture of the carry-free multiplier is an ideal architectural candidate for low-power, high-speed, portable devices.","Made available in DSpace on 2015-09-25T20:07:59Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3030447.pdf: 3686667 bytes, checksum: f20e1985b7e263b2079e63d08405b51b (MD5) Previous issue date: 2001","Embargo set by: Seth Robbins for item 82031 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","103 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2001."]},{"key":"dc:title","label":"Title","values":["High-Speed, Low-Power 54-B X 54-B Digital Multiplier Architecture Using Redundant Binary"]}]}],"canonical_facts":{"dc:contributor":["Song, Bang-Sup"],"dc:creator":["Kim, Yun H."],"dc:date":["2015-09-25T20:07:59Z","10000-01-01","2001"],"dc:description":["A new architecture for a carry-free multiplier is proposed that focuses on redundant binary (RB) numbers and conversion techniques. By incorporating the Booth algorithm along with RB numbers, a pair of 2's complement input words can be multiplied in RB domain free of carry propagation. Using the proposed equivalent bit conversion algorithm (EBCA), the resulting RB product can be converted to a normal binary (NB) product in constant time regardless of word width. A prototype 54-b x 54-b multiplier is implemented using transmission gate logic circuits to prove the concept and algorithms of the proposed architecture. The proposed multiplier fabricated in 0.35 mum CMOS process is tested to operate at 74 MHz with 3.3 V power supply while consuming 53.4 mW of power. The proposed architecture of the carry-free multiplier is an ideal architectural candidate for low-power, high-speed, portable devices.","Made available in DSpace on 2015-09-25T20:07:59Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3030447.pdf: 3686667 bytes, checksum: f20e1985b7e263b2079e63d08405b51b (MD5) Previous issue date: 2001","Embargo set by: Seth Robbins for item 82031 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","103 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2001."],"dc:identifier":["http://hdl.handle.net/2142/80749","(MiAaPQ)AAI3030447"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["High-Speed, Low-Power 54-B X 54-B Digital Multiplier Architecture Using Redundant Binary"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:14Z"}