{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/80735"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/80735","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Design for ESD Reliability in High-Frequency Mixed-Signal Integrated Circuits","abstract":"The design of on-chip ESD protection has become increasingly critical and difficult because of shrinking device feature sizes, high operating speed, and system-on-a-chip (SoC) environment. A complex ESD protection network can be easily exposed during normal operation and can cause the degradation of internal circuit performance. The ESD noise, defined as the loss introduced by ESD stress and protection network, can be caused by three mechanisms: I/O protection induced signal loss, mixed-signal coupling through power protection circuits, and latent damage. In this work, we have presented the characterization of the ESD noise. The effect of the ESD protection network on the noise performance of sensitive circuits is investigated with a test chip processed in a 0.18-mum CMOS technology. Experimental results demonstrate a critical relationship between ESD reliability and power/ground (PG) coupling: ESD robustness and PG coupling are conflicting design goals. We have presented a novel noise-aware design technique for superior noise margin and improved ESD reliability. The use of hierarchical electrostatic discharge (HED) provides a low impedance discharge path for any ESD event. The estimation of maximum PG voltage in digital circuits is critical to determine an optimal topology of protection circuits subject to noise constraints. Experimental results demonstrate the effectiveness of this method.","abstract_html":"The design of on-chip ESD protection has become increasingly critical and difficult because of shrinking device feature sizes, high operating speed, and system-on-a-chip (SoC) environment. A complex ESD protection network can be easily exposed during normal operation and can cause the degradation of internal circuit performance. The ESD noise, defined as the loss introduced by ESD stress and protection network, can be caused by three mechanisms: I/O protection induced signal loss, mixed-signal coupling through power protection circuits, and latent damage. In this work, we have presented the characterization of the ESD noise. The effect of the ESD protection network on the noise performance of sensitive circuits is investigated with a test chip processed in a 0.18-mum CMOS technology. Experimental results demonstrate a critical relationship between ESD reliability and power/ground (PG) coupling: ESD robustness and PG coupling are conflicting design goals. We have presented a novel noise-aware design technique for superior noise margin and improved ESD reliability. The use of hierarchical electrostatic discharge (HED) provides a low impedance discharge path for any ESD event. The estimation of maximum PG voltage in digital circuits is critical to determine an optimal topology of protection circuits subject to noise constraints. Experimental results demonstrate the effectiveness of this method.","abstract_has_math":false,"creators":["Lee, Jaesik"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Kang, Sung-Mo (Steve)"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2015,"date_issued":"2015-09-25T20:07:54Z","date_published":"2015-09-25T20:07:54Z","updated_at":"2026-07-22T22:26:14Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["(MiAaPQ)AAI3023113"],"render_values":[{"text":"(MiAaPQ)AAI3023113","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/80735","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Kang, Sung-Mo (Steve)"]},{"key":"dc:creator","label":"Author","values":["Lee, Jaesik"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2015-09-25T20:07:54Z","10000-01-01","2001"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/80735","(MiAaPQ)AAI3023113"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["The design of on-chip ESD protection has become increasingly critical and difficult because of shrinking device feature sizes, high operating speed, and system-on-a-chip (SoC) environment. A complex ESD protection network can be easily exposed during normal operation and can cause the degradation of internal circuit performance. The ESD noise, defined as the loss introduced by ESD stress and protection network, can be caused by three mechanisms: I/O protection induced signal loss, mixed-signal coupling through power protection circuits, and latent damage. In this work, we have presented the characterization of the ESD noise. The effect of the ESD protection network on the noise performance of sensitive circuits is investigated with a test chip processed in a 0.18-mum CMOS technology. Experimental results demonstrate a critical relationship between ESD reliability and power/ground (PG) coupling: ESD robustness and PG coupling are conflicting design goals. We have presented a novel noise-aware design technique for superior noise margin and improved ESD reliability. The use of hierarchical electrostatic discharge (HED) provides a low impedance discharge path for any ESD event. The estimation of maximum PG voltage in digital circuits is critical to determine an optimal topology of protection circuits subject to noise constraints. Experimental results demonstrate the effectiveness of this method.","Made available in DSpace on 2015-09-25T20:07:54Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3023113.pdf: 5026406 bytes, checksum: c1863311933b726e900aa717b3531271 (MD5) Previous issue date: 2001","Embargo set by: Seth Robbins for item 82017 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","105 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2001."]},{"key":"dc:title","label":"Title","values":["Design for ESD Reliability in High-Frequency Mixed-Signal Integrated Circuits"]}]}],"canonical_facts":{"dc:contributor":["Kang, Sung-Mo (Steve)"],"dc:creator":["Lee, Jaesik"],"dc:date":["2015-09-25T20:07:54Z","10000-01-01","2001"],"dc:description":["The design of on-chip ESD protection has become increasingly critical and difficult because of shrinking device feature sizes, high operating speed, and system-on-a-chip (SoC) environment. A complex ESD protection network can be easily exposed during normal operation and can cause the degradation of internal circuit performance. The ESD noise, defined as the loss introduced by ESD stress and protection network, can be caused by three mechanisms: I/O protection induced signal loss, mixed-signal coupling through power protection circuits, and latent damage. In this work, we have presented the characterization of the ESD noise. The effect of the ESD protection network on the noise performance of sensitive circuits is investigated with a test chip processed in a 0.18-mum CMOS technology. Experimental results demonstrate a critical relationship between ESD reliability and power/ground (PG) coupling: ESD robustness and PG coupling are conflicting design goals. We have presented a novel noise-aware design technique for superior noise margin and improved ESD reliability. The use of hierarchical electrostatic discharge (HED) provides a low impedance discharge path for any ESD event. The estimation of maximum PG voltage in digital circuits is critical to determine an optimal topology of protection circuits subject to noise constraints. Experimental results demonstrate the effectiveness of this method.","Made available in DSpace on 2015-09-25T20:07:54Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3023113.pdf: 5026406 bytes, checksum: c1863311933b726e900aa717b3531271 (MD5) Previous issue date: 2001","Embargo set by: Seth Robbins for item 82017 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs","U of I Only","105 p.","Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2001."],"dc:identifier":["http://hdl.handle.net/2142/80735","(MiAaPQ)AAI3023113"],"dc:language":["eng"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["Design for ESD Reliability in High-Frequency Mixed-Signal Integrated Circuits"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:26:14Z"}