{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/46893"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/46893","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Circuit level delay and power analysis of graphene nano-ribbon field-effect transistors using monte carlo simulations and standard cell library characterization","abstract":"Graphene nano-ribbon (GNR) transistors have emerged as a promising candidate to replace traditional silicon transistors in future scaled technologies. Since these devices are very small, the impact of process variation on the circuit’s performance is very large. In this work, we study the impact of process variations on the delay and power of various types of circuits by considering the transistor-level and gate- level impact of the different technology. HSPICE based simulations are per- formed to study smaller circuits and the pros and cons of using GNR transistors. Monte Carlo simulations are performed to analyse the sensitivity of delay and power to the change in transistor parameters and also to analyse the situation when all parameters vary together during fabrication. Standard cell library design and characterisation is also explained, which is essential to perform simulations on large circuits that HSPICE is unable to handle. The standard cell library is also constructed and tested on four circuits to validate the library.","abstract_html":"Graphene nano-ribbon (GNR) transistors have emerged as a promising candidate to replace traditional silicon transistors in future scaled technologies. Since these devices are very small, the impact of process variation on the circuit’s performance is very large. In this work, we study the impact of process variations on the delay and power of various types of circuits by considering the transistor-level and gate- level impact of the different technology. HSPICE based simulations are per- formed to study smaller circuits and the pros and cons of using GNR transistors. Monte Carlo simulations are performed to analyse the sensitivity of delay and power to the change in transistor parameters and also to analyse the situation when all parameters vary together during fabrication. Standard cell library design and characterisation is also explained, which is essential to perform simulations on large circuits that HSPICE is unable to handle. The standard cell library is also constructed and tested on four circuits to validate the library.","abstract_has_math":false,"creators":["Sangai, Amit"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical and Computer Engineering","degree_department":null,"school":null,"contributors":["Chen, Deming"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2014,"date_issued":"2014-01-16T18:25:31Z","date_published":"2014-01-16T18:25:31Z","updated_at":"2026-07-22T22:25:38Z","subjects":["Graphene","Monte Carlo","Graphene nanoribbon field-effect transistor (GNRFET)","Graphene nano-ribbon"],"languages":["en"],"rights":["Copyright 2013 Amit Sangai"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/46893","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Chen, Deming"]},{"key":"dc:creator","label":"Author","values":["Sangai, Amit"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2014-01-16T18:25:31Z","2016-01-16T11:01:23Z","2013-12"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Graphene","Monte Carlo","Graphene nanoribbon field-effect transistor (GNRFET)","Graphene nano-ribbon"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2013 Amit Sangai"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/46893"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Graphene nano-ribbon (GNR) transistors have emerged as a promising candidate to replace traditional silicon transistors in future scaled technologies. Since these devices are very small, the impact of process variation on the circuit’s performance is very large. In this work, we study the impact of process variations on the delay and power of various types of circuits by considering the transistor-level and gate- level impact of the different technology. HSPICE based simulations are per- formed to study smaller circuits and the pros and cons of using GNR transistors. Monte Carlo simulations are performed to analyse the sensitivity of delay and power to the change in transistor parameters and also to analyse the situation when all parameters vary together during fabrication. Standard cell library design and characterisation is also explained, which is essential to perform simulations on large circuits that HSPICE is unable to handle. The standard cell library is also constructed and tested on four circuits to validate the library.","Item withdrawn by Laura Spradlin (lspradl2@illinois.edu) on 2013-12-11T20:55:55Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Sangai_Amit.pdf: 2728891 bytes, checksum: adda6144dcf7e9379ef8311991d26bac (MD5)","Made available in DSpace on 2014-01-16T18:25:31Z (GMT). No. of bitstreams: 2 Amit_Sangai.pdf: 2728891 bytes, checksum: adda6144dcf7e9379ef8311991d26bac (MD5) license.txt: 4060 bytes, checksum: be505de3115c8bc3b04f0aa1bce3a7e7 (MD5)","Restriction data tranferred 2014-07-01T11:36:44-05:00 Original Data Group with Access Administrator Release Date: 2016-01-16 12:27:27 UTC Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Item marked as restricted to the 'Administrator' Group (id=1) by Seth Robbins (robbins.sd@gmail.com) on 2014-01-16T18:27:32Z Item is restricted until 2016-01-16T18:27:27Z","Limited Restriction Lifted for Item 46912 on 2016-01-16T11:01:23Z."]},{"key":"dc:title","label":"Title","values":["Circuit level delay and power analysis of graphene nano-ribbon field-effect transistors using monte carlo simulations and standard cell library characterization"]}]}],"canonical_facts":{"dc:contributor":["Chen, Deming"],"dc:creator":["Sangai, Amit"],"dc:date":["2014-01-16T18:25:31Z","2016-01-16T11:01:23Z","2013-12"],"dc:description":["Graphene nano-ribbon (GNR) transistors have emerged as a promising candidate to replace traditional silicon transistors in future scaled technologies. Since these devices are very small, the impact of process variation on the circuit’s performance is very large. In this work, we study the impact of process variations on the delay and power of various types of circuits by considering the transistor-level and gate- level impact of the different technology. HSPICE based simulations are per- formed to study smaller circuits and the pros and cons of using GNR transistors. Monte Carlo simulations are performed to analyse the sensitivity of delay and power to the change in transistor parameters and also to analyse the situation when all parameters vary together during fabrication. Standard cell library design and characterisation is also explained, which is essential to perform simulations on large circuits that HSPICE is unable to handle. The standard cell library is also constructed and tested on four circuits to validate the library.","Item withdrawn by Laura Spradlin (lspradl2@illinois.edu) on 2013-12-11T20:55:55Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Sangai_Amit.pdf: 2728891 bytes, checksum: adda6144dcf7e9379ef8311991d26bac (MD5)","Made available in DSpace on 2014-01-16T18:25:31Z (GMT). No. of bitstreams: 2 Amit_Sangai.pdf: 2728891 bytes, checksum: adda6144dcf7e9379ef8311991d26bac (MD5) license.txt: 4060 bytes, checksum: be505de3115c8bc3b04f0aa1bce3a7e7 (MD5)","Restriction data tranferred 2014-07-01T11:36:44-05:00 Original Data Group with Access Administrator Release Date: 2016-01-16 12:27:27 UTC Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Item marked as restricted to the 'Administrator' Group (id=1) by Seth Robbins (robbins.sd@gmail.com) on 2014-01-16T18:27:32Z Item is restricted until 2016-01-16T18:27:27Z","Limited Restriction Lifted for Item 46912 on 2016-01-16T11:01:23Z."],"dc:identifier":["http://hdl.handle.net/2142/46893"],"dc:language":["en"],"dc:rights":["Copyright 2013 Amit Sangai"],"dc:subject":["Graphene","Monte Carlo","Graphene nanoribbon field-effect transistor (GNRFET)","Graphene nano-ribbon"],"dc:title":["Circuit level delay and power analysis of graphene nano-ribbon field-effect transistors using monte carlo simulations and standard cell library characterization"],"dc:type":["text"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:38Z"}