{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/45707"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/45707","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Optimum gate arrangements for MOS standardized layouts","abstract":"Optimization of size is an important topic of research in the engineering of digital circuits. The field effect transistor (FET) is making an important contribution in this area. In this paper, the basic properties of the FET which pertain to digital circuits will be examined. The problems associated with the physical layout of large integrated circuits using FETs will also be discussed and a standardized method of layout will be reviewed. A simple procedure for optimizing chip area when using this standardized layout method will be developed and illustrated.","abstract_html":"Optimization of size is an important topic of research in the engineering of digital circuits. The field effect transistor (FET) is making an important contribution in this area. In this paper, the basic properties of the FET which pertain to digital circuits will be examined. The problems associated with the physical layout of large integrated circuits using FETs will also be discussed and a standardized method of layout will be reviewed. A simple procedure for optimizing chip area when using this standardized layout method will be developed and illustrated.","abstract_has_math":false,"creators":["Robbins, David H."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Mayeda, Watura"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2013,"date_issued":"2013-09-09T15:47:22Z","date_published":"2013-09-09T15:47:22Z","updated_at":"2026-07-22T22:25:36Z","subjects":["Field Effect Transistor (FET)"],"languages":["en"],"rights":["Copyright 1975 David H. Robbins"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/45707","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Mayeda, Watura"]},{"key":"dc:creator","label":"Author","values":["Robbins, David H."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2013-09-09T15:47:22Z","1975"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Field Effect Transistor (FET)"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1975 David H. Robbins"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/45707"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Optimization of size is an important topic of research in the engineering of digital circuits. The field effect transistor (FET) is making an important contribution in this area. In this paper, the basic properties of the FET which pertain to digital circuits will be examined. The problems associated with the physical layout of large integrated circuits using FETs will also be discussed and a standardized method of layout will be reviewed. A simple procedure for optimizing chip area when using this standardized layout method will be developed and illustrated.","Submitted by Sarah Shreeves (sshreeve@illinois.edu) on 2013-09-09T15:47:22Z No. of bitstreams: 1 Robbins_David.pdf: 785749 bytes, checksum: ed4500e106461d73bd0e229e4128ab0a (MD5)","Made available in DSpace on 2013-09-09T15:47:22Z (GMT). No. of bitstreams: 1 Robbins_David.pdf: 785749 bytes, checksum: ed4500e106461d73bd0e229e4128ab0a (MD5) Previous issue date: 1975"]},{"key":"dc:title","label":"Title","values":["Optimum gate arrangements for MOS standardized layouts"]}]}],"canonical_facts":{"dc:contributor":["Mayeda, Watura"],"dc:creator":["Robbins, David H."],"dc:date":["2013-09-09T15:47:22Z","1975"],"dc:description":["Optimization of size is an important topic of research in the engineering of digital circuits. The field effect transistor (FET) is making an important contribution in this area. In this paper, the basic properties of the FET which pertain to digital circuits will be examined. The problems associated with the physical layout of large integrated circuits using FETs will also be discussed and a standardized method of layout will be reviewed. A simple procedure for optimizing chip area when using this standardized layout method will be developed and illustrated.","Submitted by Sarah Shreeves (sshreeve@illinois.edu) on 2013-09-09T15:47:22Z No. of bitstreams: 1 Robbins_David.pdf: 785749 bytes, checksum: ed4500e106461d73bd0e229e4128ab0a (MD5)","Made available in DSpace on 2013-09-09T15:47:22Z (GMT). No. of bitstreams: 1 Robbins_David.pdf: 785749 bytes, checksum: ed4500e106461d73bd0e229e4128ab0a (MD5) Previous issue date: 1975"],"dc:identifier":["http://hdl.handle.net/2142/45707"],"dc:language":["en"],"dc:rights":["Copyright 1975 David H. Robbins"],"dc:subject":["Field Effect Transistor (FET)"],"dc:title":["Optimum gate arrangements for MOS standardized layouts"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:36Z"}