{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/44439"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/44439","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"A directory enhanced network on chip for FPGA","abstract":"This thesis presents and evaluates a directory enhanced network on chip for FPGA, with the goal of improving the performance of cores generated by FCUDA, a translation tool enabling CUDA code to be run on FGPAs. NoCs are an inherently scalable platform, as aggregate system bandwidth increases with the number of nodes in the system. This work enhances an existing NoC to include a directory protocol capable of tracking the location of on-chip data stored in core-local BRAMs. By tracking the location of on-chip data, requests that would normally be satisfied by o↵-chip memory can be fulfilled by on-chip sources, allowing performance gains. Simulation results show a directory-enhanced NoC gains of up to 40% in speed over an ordinary NoC for some applications. In addition, simulation and synthesis results show potential for increased overall application performance over a bus-based system, despite the significant area overhead of NoC routers.","abstract_html":"This thesis presents and evaluates a directory enhanced network on chip for FPGA, with the goal of improving the performance of cores generated by FCUDA, a translation tool enabling CUDA code to be run on FGPAs. NoCs are an inherently scalable platform, as aggregate system bandwidth increases with the number of nodes in the system. This work enhances an existing NoC to include a directory protocol capable of tracking the location of on-chip data stored in core-local BRAMs. By tracking the location of on-chip data, requests that would normally be satisfied by o↵-chip memory can be fulfilled by on-chip sources, allowing performance gains. Simulation results show a directory-enhanced NoC gains of up to 40% in speed over an ordinary NoC for some applications. In addition, simulation and synthesis results show potential for increased overall application performance over a bus-based system, despite the significant area overhead of NoC routers.","abstract_has_math":false,"creators":["Tolar, Jacob"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Chen, Deming"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2013,"date_issued":"2013-05-24T22:16:11Z","date_published":"2013-05-24T22:16:11Z","updated_at":"2026-07-22T22:25:34Z","subjects":["Network on Chip","Field-Programmable Gate Array (FPGA)","FCUDA"],"languages":["en"],"rights":["Copyright 2013 Jacob Tolar"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/44439","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Chen, Deming"]},{"key":"dc:creator","label":"Author","values":["Tolar, Jacob"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2013-05-24T22:16:11Z","2015-05-24T10:01:49Z","2013-05"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Network on Chip","Field-Programmable Gate Array (FPGA)","FCUDA"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2013 Jacob Tolar"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/44439"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["This thesis presents and evaluates a directory enhanced network on chip for FPGA, with the goal of improving the performance of cores generated by FCUDA, a translation tool enabling CUDA code to be run on FGPAs. NoCs are an inherently scalable platform, as aggregate system bandwidth increases with the number of nodes in the system. This work enhances an existing NoC to include a directory protocol capable of tracking the location of on-chip data stored in core-local BRAMs. By tracking the location of on-chip data, requests that would normally be satisfied by o↵-chip memory can be fulfilled by on-chip sources, allowing performance gains. Simulation results show a directory-enhanced NoC gains of up to 40% in speed over an ordinary NoC for some applications. In addition, simulation and synthesis results show potential for increased overall application performance over a bus-based system, despite the significant area overhead of NoC routers.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2013-04-23T17:04:13Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Tolar_Jacob.pdf: 1210591 bytes, checksum: 7e129ce8b9b4e808c881e496fd480163 (MD5)","Made available in DSpace on 2013-05-24T22:16:11Z (GMT). No. of bitstreams: 2 Jacob_Tolar.pdf: 1251086 bytes, checksum: 32575a7651cea1a523309b10bd7a0f09 (MD5) license.txt: 4061 bytes, checksum: bf4d80ddd86a81fd6a9b64ef93e5841b (MD5)","Restriction data tranferred 2014-07-01T11:36:10-05:00 Original Data Group with Access UIUC Users [automated] Release Date: 2015-05-24 17:18:31 UTC Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Seth Robbins (srobbins@illinois.edu) on 2013-05-24T22:18:55Z Item is restricted until 2015-05-24T22:18:31Z","U of I Only Restriction Lifted for Item 44412 on 2015-05-24T10:01:49Z."]},{"key":"dc:title","label":"Title","values":["A directory enhanced network on chip for FPGA"]}]}],"canonical_facts":{"dc:contributor":["Chen, Deming"],"dc:creator":["Tolar, Jacob"],"dc:date":["2013-05-24T22:16:11Z","2015-05-24T10:01:49Z","2013-05"],"dc:description":["This thesis presents and evaluates a directory enhanced network on chip for FPGA, with the goal of improving the performance of cores generated by FCUDA, a translation tool enabling CUDA code to be run on FGPAs. NoCs are an inherently scalable platform, as aggregate system bandwidth increases with the number of nodes in the system. This work enhances an existing NoC to include a directory protocol capable of tracking the location of on-chip data stored in core-local BRAMs. By tracking the location of on-chip data, requests that would normally be satisfied by o↵-chip memory can be fulfilled by on-chip sources, allowing performance gains. Simulation results show a directory-enhanced NoC gains of up to 40% in speed over an ordinary NoC for some applications. In addition, simulation and synthesis results show potential for increased overall application performance over a bus-based system, despite the significant area overhead of NoC routers.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2013-04-23T17:04:13Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Tolar_Jacob.pdf: 1210591 bytes, checksum: 7e129ce8b9b4e808c881e496fd480163 (MD5)","Made available in DSpace on 2013-05-24T22:16:11Z (GMT). No. of bitstreams: 2 Jacob_Tolar.pdf: 1251086 bytes, checksum: 32575a7651cea1a523309b10bd7a0f09 (MD5) license.txt: 4061 bytes, checksum: bf4d80ddd86a81fd6a9b64ef93e5841b (MD5)","Restriction data tranferred 2014-07-01T11:36:10-05:00 Original Data Group with Access UIUC Users [automated] Release Date: 2015-05-24 17:18:31 UTC Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Seth Robbins (srobbins@illinois.edu) on 2013-05-24T22:18:55Z Item is restricted until 2015-05-24T22:18:31Z","U of I Only Restriction Lifted for Item 44412 on 2015-05-24T10:01:49Z."],"dc:identifier":["http://hdl.handle.net/2142/44439"],"dc:language":["en"],"dc:rights":["Copyright 2013 Jacob Tolar"],"dc:subject":["Network on Chip","Field-Programmable Gate Array (FPGA)","FCUDA"],"dc:title":["A directory enhanced network on chip for FPGA"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:34Z"}