{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/32079"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/32079","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Evaluating the effect of process variation on silicon and graphene nano-ribbon based circuits","abstract":"Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2012-04-21T15:49:15Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5)","abstract_html":"Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2012-04-21T15:49:15Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5)","abstract_has_math":false,"creators":["Rogachev, Artem"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Chen, Deming"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2012,"date_issued":"2012-06-27T21:31:57Z","date_published":"2012-06-27T21:31:57Z","updated_at":"2026-07-22T22:25:30Z","subjects":["Compact Modeling","Graphene Nano Ribbons","Statistical Static Timing Analysis","Process Variations","Thermal"],"languages":["en"],"rights":["Copyright Artem Rogachev"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/32079","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Chen, Deming"]},{"key":"dc:creator","label":"Author","values":["Rogachev, Artem"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2012-06-27T21:31:57Z","2014-06-28T10:00:29Z","2012-05"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Compact Modeling","Graphene Nano Ribbons","Statistical Static Timing Analysis","Process Variations","Thermal"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright Artem Rogachev"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/32079"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2012-04-21T15:49:15Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5)","Made available in DSpace on 2012-06-27T21:31:57Z (GMT). No. of bitstreams: 3 Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5) Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) license.txt: 4064 bytes, checksum: ec8d8843c84db6a9124a35c3d69dca12 (MD5)","Item marked as restricted to the 'Administrator' Group (id=1) by William Ingram (wingram2@illinois.edu) on 2012-06-27T21:32:51Z Item is restricted until 2014-06-27T21:32:23Z","With technology scaling, the variability of device parameters continues to increase. Both performance and power consumption are quite sensitive to process parameters (PP) such as length, width, doping, and oxide thickness. As a result it is critical to predict the effect of these process variations (PV) on the future manufactured die. Guard-banding is often used to safe-guard against these variations, but it is usually too pessimistic. An alternative is to perform Monte Carlo (MC) simulation. However, this can be very computationally expensive and impractical for large circuits with multiple design iterations. Statistical static timing analysis (SSTA) has been proposed to quickly estimate the performance of a circuit under process variations (PV). Even though this has been a well studied topic, to the best of the author’s knowledge, no one has considered the impact of the statistical thermal profile during statistical analysis of the propagation delay. The first part of this work presents a SSTA tool which considers this interdependence and produces accurate timing estimation. Besides traditional silicon transistors, graphene nano-ribbon (GNR) transistors are promising candidates for future scaled technologies. They offer high-mobility and mean free path and are very robust. Because these devices are very small, the impact of PVs is expected to be very large. Unlike CMOS, the evaluation of circuit-level impact of PVs on GNR field effect transistors is in very early stages. Regardless of whether SSTA, MC simulation, or guard banding is used, a compact, parameterizable, SPICE compatible model is necessary to enable any of those approaches. For this reason, the second part of this thesis focuses on the development of such a model, its verification, and application to circuit-level simulations.","Item reinstated by Sarah Shreeves (sshreeve@illinois.edu) on 2014-06-28T10:00:29Z Item was in collections: Graduate Theses and Dissertations at Illinois (ID: 204) Dissertations and Theses - Electrical and Computer Engineering (ID: 446) No. of bitstreams: 3 Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5) Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) license.txt: 4064 bytes, checksum: ec8d8843c84db6a9124a35c3d69dca12 (MD5)","Item released from any restrictions by Sarah Shreeves (sshreeve@illinois.edu) on 2014-06-28T10:00:29Z"]},{"key":"dc:title","label":"Title","values":["Evaluating the effect of process variation on silicon and graphene nano-ribbon based circuits"]}]}],"canonical_facts":{"dc:contributor":["Chen, Deming"],"dc:creator":["Rogachev, Artem"],"dc:date":["2012-06-27T21:31:57Z","2014-06-28T10:00:29Z","2012-05"],"dc:description":["Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2012-04-21T15:49:15Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5)","Made available in DSpace on 2012-06-27T21:31:57Z (GMT). No. of bitstreams: 3 Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5) Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) license.txt: 4064 bytes, checksum: ec8d8843c84db6a9124a35c3d69dca12 (MD5)","Item marked as restricted to the 'Administrator' Group (id=1) by William Ingram (wingram2@illinois.edu) on 2012-06-27T21:32:51Z Item is restricted until 2014-06-27T21:32:23Z","With technology scaling, the variability of device parameters continues to increase. Both performance and power consumption are quite sensitive to process parameters (PP) such as length, width, doping, and oxide thickness. As a result it is critical to predict the effect of these process variations (PV) on the future manufactured die. Guard-banding is often used to safe-guard against these variations, but it is usually too pessimistic. An alternative is to perform Monte Carlo (MC) simulation. However, this can be very computationally expensive and impractical for large circuits with multiple design iterations. Statistical static timing analysis (SSTA) has been proposed to quickly estimate the performance of a circuit under process variations (PV). Even though this has been a well studied topic, to the best of the author’s knowledge, no one has considered the impact of the statistical thermal profile during statistical analysis of the propagation delay. The first part of this work presents a SSTA tool which considers this interdependence and produces accurate timing estimation. Besides traditional silicon transistors, graphene nano-ribbon (GNR) transistors are promising candidates for future scaled technologies. They offer high-mobility and mean free path and are very robust. Because these devices are very small, the impact of PVs is expected to be very large. Unlike CMOS, the evaluation of circuit-level impact of PVs on GNR field effect transistors is in very early stages. Regardless of whether SSTA, MC simulation, or guard banding is used, a compact, parameterizable, SPICE compatible model is necessary to enable any of those approaches. For this reason, the second part of this thesis focuses on the development of such a model, its verification, and application to circuit-level simulations.","Item reinstated by Sarah Shreeves (sshreeve@illinois.edu) on 2014-06-28T10:00:29Z Item was in collections: Graduate Theses and Dissertations at Illinois (ID: 204) Dissertations and Theses - Electrical and Computer Engineering (ID: 446) No. of bitstreams: 3 Rogachev_Artem.pdf: 1216501 bytes, checksum: d834229a644dd13b04bcb31a38a44e8e (MD5) Rogachev_Artem.docx: 719809 bytes, checksum: a5e99a79e062ca8794a0646df6052ac8 (MD5) license.txt: 4064 bytes, checksum: ec8d8843c84db6a9124a35c3d69dca12 (MD5)","Item released from any restrictions by Sarah Shreeves (sshreeve@illinois.edu) on 2014-06-28T10:00:29Z"],"dc:identifier":["http://hdl.handle.net/2142/32079"],"dc:language":["en"],"dc:rights":["Copyright Artem Rogachev"],"dc:subject":["Compact Modeling","Graphene Nano Ribbons","Statistical Static Timing Analysis","Process Variations","Thermal"],"dc:title":["Evaluating the effect of process variation on silicon and graphene nano-ribbon based circuits"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:30Z"}