{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/29795"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/29795","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Coverage analysis for assertions and emulation based verification","abstract":"Coverage analysis is critical in pre-silicon verification of hardware designs for assessing the completeness of verification and identifying inadequately exercised areas of the design. It is widely integrated in the simulation based verification flow in the hardware industry. In this thesis, we provide solutions to enable effective coverage analysis in assertion based and emulation based verification. We introduce two practical and effective code coverage metrics for assertions: one inspired by the test suite code coverage reported by Register Transfer Level (RTL) simulators and the other by assertion correctness in the context of formal verification. We present efficient algorithms to compute coverage with respect to the proposed metrics by analyzing the Control Flow Graph (CFG) constructed from the RTL source code. We apply our technique to a USB 2.0 design and an OpenRISC processor design and show that our coverage evaluation is efficient and scalable. We also present a technique to evaluate and rank automatically generated assertions based on fault coverage. We present a novel technique to extract code coverage from emulation platforms. Using our CFG framework, we identify conditions or decision nodes and map them to other statements in the code. Triggering of decision nodes is recorded using additional trigger logic during emulation and mapped back to the source code to obtain coverage information. We apply our technique to an industrial design and show that it can efficiently provide fairly accurate code coverage statistics with minimal overheads during emulation.","abstract_html":"Coverage analysis is critical in pre-silicon verification of hardware designs for assessing the completeness of verification and identifying inadequately exercised areas of the design. It is widely integrated in the simulation based verification flow in the hardware industry. In this thesis, we provide solutions to enable effective coverage analysis in assertion based and emulation based verification. We introduce two practical and effective code coverage metrics for assertions: one inspired by the test suite code coverage reported by Register Transfer Level (RTL) simulators and the other by assertion correctness in the context of formal verification. We present efficient algorithms to compute coverage with respect to the proposed metrics by analyzing the Control Flow Graph (CFG) constructed from the RTL source code. We apply our technique to a USB 2.0 design and an OpenRISC processor design and show that our coverage evaluation is efficient and scalable. We also present a technique to evaluate and rank automatically generated assertions based on fault coverage. We present a novel technique to extract code coverage from emulation platforms. Using our CFG framework, we identify conditions or decision nodes and map them to other statements in the code. Triggering of decision nodes is recorded using additional trigger logic during emulation and mapped back to the source code to obtain coverage information. We apply our technique to an industrial design and show that it can efficiently provide fairly accurate code coverage statistics with minimal overheads during emulation.","abstract_has_math":false,"creators":["Athavale, Viraj"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Vasudevan, Shobha"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2012,"date_issued":"2012-02-06T20:17:35Z","date_published":"2012-02-06T20:17:35Z","updated_at":"2026-07-22T22:25:29Z","subjects":["pre-silicon verification","coverage","assertions","emulation","code coverage","fault coverage","static analysis"],"languages":["en"],"rights":["Copyright 2011 Viraj Athavale"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/29795","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Vasudevan, Shobha"]},{"key":"dc:creator","label":"Author","values":["Athavale, Viraj"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2012-02-06T20:17:35Z","2014-03-28T10:00:13Z","2011-12"]},{"key":"dc:type","label":"Dc Type","values":["Dissertation / Thesis","text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["pre-silicon verification","coverage","assertions","emulation","code coverage","fault coverage","static analysis"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2011 Viraj Athavale"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/29795"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Coverage analysis is critical in pre-silicon verification of hardware designs for assessing the completeness of verification and identifying inadequately exercised areas of the design. It is widely integrated in the simulation based verification flow in the hardware industry. In this thesis, we provide solutions to enable effective coverage analysis in assertion based and emulation based verification. We introduce two practical and effective code coverage metrics for assertions: one inspired by the test suite code coverage reported by Register Transfer Level (RTL) simulators and the other by assertion correctness in the context of formal verification. We present efficient algorithms to compute coverage with respect to the proposed metrics by analyzing the Control Flow Graph (CFG) constructed from the RTL source code. We apply our technique to a USB 2.0 design and an OpenRISC processor design and show that our coverage evaluation is efficient and scalable. We also present a technique to evaluate and rank automatically generated assertions based on fault coverage. We present a novel technique to extract code coverage from emulation platforms. Using our CFG framework, we identify conditions or decision nodes and map them to other statements in the code. Triggering of decision nodes is recorded using additional trigger logic during emulation and mapped back to the source code to obtain coverage information. We apply our technique to an industrial design and show that it can efficiently provide fairly accurate code coverage statistics with minimal overheads during emulation.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2011-11-29T21:45:55Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Athavale_VirajMilind.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5) Athavale_Viraj.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5)","Made available in DSpace on 2012-02-06T20:17:35Z (GMT). No. of bitstreams: 2 Athavale_Viraj.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5) license.txt: 4064 bytes, checksum: dc5a5f7720b8aa6180eb55d611399e9d (MD5)","Item marked as restricted to the 'Administrator' Group (id=1) by Sarah Shreeves (sshreeve@illinois.edu) on 2012-03-27T20:49:43Z Item is restricted until 2014-03-27T20:49:43Z","Item reinstated by Sarah Shreeves (sshreeve@illinois.edu) on 2014-03-28T10:00:12Z Item was in collections: Graduate Theses and Dissertations at Illinois (ID: 204) Dissertations and Theses - Electrical and Computer Engineering (ID: 446) No. of bitstreams: 3 Athavale_Viraj.pdf.txt: 145732 bytes, checksum: 76b527d37db9caebaea41bed45637663 (MD5) Athavale_Viraj.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5) license.txt: 4064 bytes, checksum: dc5a5f7720b8aa6180eb55d611399e9d (MD5)","Item released from any restrictions by Sarah Shreeves (sshreeve@illinois.edu) on 2014-03-28T10:00:13Z"]},{"key":"dc:title","label":"Title","values":["Coverage analysis for assertions and emulation based verification"]}]}],"canonical_facts":{"dc:contributor":["Vasudevan, Shobha"],"dc:creator":["Athavale, Viraj"],"dc:date":["2012-02-06T20:17:35Z","2014-03-28T10:00:13Z","2011-12"],"dc:description":["Coverage analysis is critical in pre-silicon verification of hardware designs for assessing the completeness of verification and identifying inadequately exercised areas of the design. It is widely integrated in the simulation based verification flow in the hardware industry. In this thesis, we provide solutions to enable effective coverage analysis in assertion based and emulation based verification. We introduce two practical and effective code coverage metrics for assertions: one inspired by the test suite code coverage reported by Register Transfer Level (RTL) simulators and the other by assertion correctness in the context of formal verification. We present efficient algorithms to compute coverage with respect to the proposed metrics by analyzing the Control Flow Graph (CFG) constructed from the RTL source code. We apply our technique to a USB 2.0 design and an OpenRISC processor design and show that our coverage evaluation is efficient and scalable. We also present a technique to evaluate and rank automatically generated assertions based on fault coverage. We present a novel technique to extract code coverage from emulation platforms. Using our CFG framework, we identify conditions or decision nodes and map them to other statements in the code. Triggering of decision nodes is recorded using additional trigger logic during emulation and mapped back to the source code to obtain coverage information. We apply our technique to an industrial design and show that it can efficiently provide fairly accurate code coverage statistics with minimal overheads during emulation.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2011-11-29T21:45:55Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Athavale_VirajMilind.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5) Athavale_Viraj.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5)","Made available in DSpace on 2012-02-06T20:17:35Z (GMT). No. of bitstreams: 2 Athavale_Viraj.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5) license.txt: 4064 bytes, checksum: dc5a5f7720b8aa6180eb55d611399e9d (MD5)","Item marked as restricted to the 'Administrator' Group (id=1) by Sarah Shreeves (sshreeve@illinois.edu) on 2012-03-27T20:49:43Z Item is restricted until 2014-03-27T20:49:43Z","Item reinstated by Sarah Shreeves (sshreeve@illinois.edu) on 2014-03-28T10:00:12Z Item was in collections: Graduate Theses and Dissertations at Illinois (ID: 204) Dissertations and Theses - Electrical and Computer Engineering (ID: 446) No. of bitstreams: 3 Athavale_Viraj.pdf.txt: 145732 bytes, checksum: 76b527d37db9caebaea41bed45637663 (MD5) Athavale_Viraj.pdf: 1581882 bytes, checksum: e492a06be78bb842c0615144c6d0c3e6 (MD5) license.txt: 4064 bytes, checksum: dc5a5f7720b8aa6180eb55d611399e9d (MD5)","Item released from any restrictions by Sarah Shreeves (sshreeve@illinois.edu) on 2014-03-28T10:00:13Z"],"dc:identifier":["http://hdl.handle.net/2142/29795"],"dc:language":["en"],"dc:rights":["Copyright 2011 Viraj Athavale"],"dc:subject":["pre-silicon verification","coverage","assertions","emulation","code coverage","fault coverage","static analysis"],"dc:title":["Coverage analysis for assertions and emulation based verification"],"dc:type":["Dissertation / Thesis","text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:29Z"}