{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/26171"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/26171","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Techniques to maximize memory bandwidth on the Rigel compute accelerator","abstract":"The Rigel compute accelerator has been developed to explore alternative architectures for massively parallel processor chips. Currently GPUs that use wide SIMD are the primary implementations in this space. Many applications targeted to this space are performance limited by the memory all, so comparing the memory system performance of Rigel and GPUs is desirable. Memory controllers in GPUs attempt to coalesce memory requests from separate threads to achieve high off-chip bandwidth. This coalescing can be achieved by the programmer if the address mapping bits are understood, so that neighboring threads create memory requests that do not conflict. MIMD hardware as implemented in Rigel avoids the SIMD costs of serialization of conditional execution paths and load imbalance from varying task lengths. These benefits to the execution hardware come at a cost of reduced memory bandwidth, however, as it is difficult or impossible to orchestrate the memory requests in a way that achieves perfect access patterns as can be done with SIMD hardware. When a program can be decomposed statically and the computation does not vary among threads, then Rigel can achieve bandwidth similar to that of a GPU - but these are precisely the types of programs for which SIMD hardware is well suited. When a dynamic task distribution scheme is used to improve load balance, or the computation runs for different amounts of time on different threads, memory bandwidth can suffer greatly as the access pattern is not likely to be well controlled. Thus, for the types of programs for which MIMD hardware is best suited, the memory bandwidth penalty may be significant and reduce the benefits of MIMD's flexible execution hardware.","abstract_html":"The Rigel compute accelerator has been developed to explore alternative architectures for massively parallel processor chips. Currently GPUs that use wide SIMD are the primary implementations in this space. Many applications targeted to this space are performance limited by the memory all, so comparing the memory system performance of Rigel and GPUs is desirable. Memory controllers in GPUs attempt to coalesce memory requests from separate threads to achieve high off-chip bandwidth. This coalescing can be achieved by the programmer if the address mapping bits are understood, so that neighboring threads create memory requests that do not conflict. MIMD hardware as implemented in Rigel avoids the SIMD costs of serialization of conditional execution paths and load imbalance from varying task lengths. These benefits to the execution hardware come at a cost of reduced memory bandwidth, however, as it is difficult or impossible to orchestrate the memory requests in a way that achieves perfect access patterns as can be done with SIMD hardware. When a program can be decomposed statically and the computation does not vary among threads, then Rigel can achieve bandwidth similar to that of a GPU - but these are precisely the types of programs for which SIMD hardware is well suited. When a dynamic task distribution scheme is used to improve load balance, or the computation runs for different amounts of time on different threads, memory bandwidth can suffer greatly as the access pattern is not likely to be well controlled. Thus, for the types of programs for which MIMD hardware is best suited, the memory bandwidth penalty may be significant and reduce the benefits of MIMD's flexible execution hardware.","abstract_has_math":false,"creators":["Tuohy, William J."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Patel, Sanjay J."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-08-25T22:17:15Z","date_published":"2011-08-25T22:17:15Z","updated_at":"2026-07-22T22:25:26Z","subjects":["Memory bandwidth","MIMD vs. SIMD","compute accelerators","multiple instruction, multiple data (MIMD)","Single instruction, multiple data (SIMD)"],"languages":["en"],"rights":["Copyright 2011 William J. Tuohy"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/26171","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Patel, Sanjay J."]},{"key":"dc:creator","label":"Author","values":["Tuohy, William J."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-08-25T22:17:15Z","2011-08"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Memory bandwidth","MIMD vs. SIMD","compute accelerators","multiple instruction, multiple data (MIMD)","Single instruction, multiple data (SIMD)"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2011 William J. Tuohy"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/26171"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["The Rigel compute accelerator has been developed to explore alternative architectures for massively parallel processor chips. Currently GPUs that use wide SIMD are the primary implementations in this space. Many applications targeted to this space are performance limited by the memory all, so comparing the memory system performance of Rigel and GPUs is desirable. Memory controllers in GPUs attempt to coalesce memory requests from separate threads to achieve high off-chip bandwidth. This coalescing can be achieved by the programmer if the address mapping bits are understood, so that neighboring threads create memory requests that do not conflict. MIMD hardware as implemented in Rigel avoids the SIMD costs of serialization of conditional execution paths and load imbalance from varying task lengths. These benefits to the execution hardware come at a cost of reduced memory bandwidth, however, as it is difficult or impossible to orchestrate the memory requests in a way that achieves perfect access patterns as can be done with SIMD hardware. When a program can be decomposed statically and the computation does not vary among threads, then Rigel can achieve bandwidth similar to that of a GPU - but these are precisely the types of programs for which SIMD hardware is well suited. When a dynamic task distribution scheme is used to improve load balance, or the computation runs for different amounts of time on different threads, memory bandwidth can suffer greatly as the access pattern is not likely to be well controlled. Thus, for the types of programs for which MIMD hardware is best suited, the memory bandwidth penalty may be significant and reduce the benefits of MIMD's flexible execution hardware.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2011-07-16T15:31:51Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Tuohy_William.pdf: 436340 bytes, checksum: 321a78751fa15190618e7d108eba607f (MD5)","Made available in DSpace on 2011-08-25T22:17:15Z (GMT). No. of bitstreams: 2 Tuohy_William.pdf: 436340 bytes, checksum: 321a78751fa15190618e7d108eba607f (MD5) license.txt: 4061 bytes, checksum: d48671e8b9d80dbec97a1e427f139e0a (MD5)"]},{"key":"dc:title","label":"Title","values":["Techniques to maximize memory bandwidth on the Rigel compute accelerator"]}]}],"canonical_facts":{"dc:contributor":["Patel, Sanjay J."],"dc:creator":["Tuohy, William J."],"dc:date":["2011-08-25T22:17:15Z","2011-08"],"dc:description":["The Rigel compute accelerator has been developed to explore alternative architectures for massively parallel processor chips. Currently GPUs that use wide SIMD are the primary implementations in this space. Many applications targeted to this space are performance limited by the memory all, so comparing the memory system performance of Rigel and GPUs is desirable. Memory controllers in GPUs attempt to coalesce memory requests from separate threads to achieve high off-chip bandwidth. This coalescing can be achieved by the programmer if the address mapping bits are understood, so that neighboring threads create memory requests that do not conflict. MIMD hardware as implemented in Rigel avoids the SIMD costs of serialization of conditional execution paths and load imbalance from varying task lengths. These benefits to the execution hardware come at a cost of reduced memory bandwidth, however, as it is difficult or impossible to orchestrate the memory requests in a way that achieves perfect access patterns as can be done with SIMD hardware. When a program can be decomposed statically and the computation does not vary among threads, then Rigel can achieve bandwidth similar to that of a GPU - but these are precisely the types of programs for which SIMD hardware is well suited. When a dynamic task distribution scheme is used to improve load balance, or the computation runs for different amounts of time on different threads, memory bandwidth can suffer greatly as the access pattern is not likely to be well controlled. Thus, for the types of programs for which MIMD hardware is best suited, the memory bandwidth penalty may be significant and reduce the benefits of MIMD's flexible execution hardware.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2011-07-16T15:31:51Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Tuohy_William.pdf: 436340 bytes, checksum: 321a78751fa15190618e7d108eba607f (MD5)","Made available in DSpace on 2011-08-25T22:17:15Z (GMT). No. of bitstreams: 2 Tuohy_William.pdf: 436340 bytes, checksum: 321a78751fa15190618e7d108eba607f (MD5) license.txt: 4061 bytes, checksum: d48671e8b9d80dbec97a1e427f139e0a (MD5)"],"dc:identifier":["http://hdl.handle.net/2142/26171"],"dc:language":["en"],"dc:rights":["Copyright 2011 William J. Tuohy"],"dc:subject":["Memory bandwidth","MIMD vs. SIMD","compute accelerators","multiple instruction, multiple data (MIMD)","Single instruction, multiple data (SIMD)"],"dc:title":["Techniques to maximize memory bandwidth on the Rigel compute accelerator"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:26Z"}