{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/23705"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/23705","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"A simulation and redesign system for circuit hot-carrier reliability","abstract":"In this thesis a computer-aided design system for CMOS VLSI circuit hot-carrier reliability estimation and redesign is presented. The system first simulates circuits to determine the critical transistors that are most susceptible to hot-carrier effect (HCE); it then estimates the impact of HCE on circuit performance and employs a combination of design modification strategies to eliminate HCE degradation on the performance.","abstract_html":"In this thesis a computer-aided design system for CMOS VLSI circuit hot-carrier reliability estimation and redesign is presented. The system first simulates circuits to determine the critical transistors that are most susceptible to hot-carrier effect (HCE); it then estimates the impact of HCE on circuit performance and employs a combination of design modification strategies to eliminate HCE degradation on the performance.","abstract_has_math":false,"creators":["Li, Ping-Chung"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Engineering, Electronics and Electrical","degree_department":null,"school":null,"contributors":["Hajj, Ibrahim N."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-05-07T14:24:00Z","date_published":"2011-05-07T14:24:00Z","updated_at":"2026-07-22T22:25:22Z","subjects":["Engineering, Electronics and Electrical"],"languages":["eng"],"rights":["Copyright 1994 Li, Ping-Chung"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9503254","(UMI)AAI9503254"],"render_values":[{"text":"AAI9503254","href":null,"code":true},{"text":"(UMI)AAI9503254","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/23705","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Hajj, Ibrahim N."]},{"key":"dc:creator","label":"Author","values":["Li, Ping-Chung"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-05-07T14:24:00Z","10000-01-01","1994"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Engineering, Electronics and Electrical"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1994 Li, Ping-Chung"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9503254","(UMI)AAI9503254","http://hdl.handle.net/2142/23705"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["In this thesis a computer-aided design system for CMOS VLSI circuit hot-carrier reliability estimation and redesign is presented. The system first simulates circuits to determine the critical transistors that are most susceptible to hot-carrier effect (HCE); it then estimates the impact of HCE on circuit performance and employs a combination of design modification strategies to eliminate HCE degradation on the performance.","Existing techniques use deterministic circuit or timing simulation to estimate HCE and try to predict the age of the design by incorporating device degradation over time. As a result, all HCE simulators are too slow (especially if linked to SPICE-type circuit simulators) for large circuits, and even when fast simulation techniques are used, a user-specified deterministic input waveform is needed. Hence the results can only represent a small sample of operating conditions. In this thesis we propose a probabilistic timing approach. The advantage of probabilistic simulation is that we can explore the cumulative effects of all possible input waveform combinations in one run.","After the simulation phase is completed, the impact of HCE on circuit performance, namely, the increase of delay in digital circuits, is estimated. In this work, we adapt a damaged-transistor model, along with a BDD (Binary Decision Diagram) based critical path identification algorithm, to calculate the delay increase due to HCE. If the performance degradation exceeds a user-specified tolerance limit, several alternative circuit redesign structures can be chosen by the user from a suggested menu. Based on this choice, the system will redesign the critical parts of the circuit to improve circuit performance. Two useful delay optimization methods, transistor reordering and gate sizing, are included in this redesign system.","In this thesis, we present the application of probabilistic simulation to oxide reliability as well. The simulation results demonstrate that our approach can accurately and efficiently predict hot-carrier degradation and oxide stress; the information can be used to improve circuit reliability prior to fabrication.","Made available in DSpace on 2011-05-07T14:24:00Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9503254.pdf: 3898890 bytes, checksum: 5f66ce26ef8630bd0863988d83d9ef00 (MD5) Previous issue date: 1994","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T15:06:17Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:31:49-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"]},{"key":"dc:title","label":"Title","values":["A simulation and redesign system for circuit hot-carrier reliability"]}]}],"canonical_facts":{"dc:contributor":["Hajj, Ibrahim N."],"dc:creator":["Li, Ping-Chung"],"dc:date":["2011-05-07T14:24:00Z","10000-01-01","1994"],"dc:description":["In this thesis a computer-aided design system for CMOS VLSI circuit hot-carrier reliability estimation and redesign is presented. The system first simulates circuits to determine the critical transistors that are most susceptible to hot-carrier effect (HCE); it then estimates the impact of HCE on circuit performance and employs a combination of design modification strategies to eliminate HCE degradation on the performance.","Existing techniques use deterministic circuit or timing simulation to estimate HCE and try to predict the age of the design by incorporating device degradation over time. As a result, all HCE simulators are too slow (especially if linked to SPICE-type circuit simulators) for large circuits, and even when fast simulation techniques are used, a user-specified deterministic input waveform is needed. Hence the results can only represent a small sample of operating conditions. In this thesis we propose a probabilistic timing approach. The advantage of probabilistic simulation is that we can explore the cumulative effects of all possible input waveform combinations in one run.","After the simulation phase is completed, the impact of HCE on circuit performance, namely, the increase of delay in digital circuits, is estimated. In this work, we adapt a damaged-transistor model, along with a BDD (Binary Decision Diagram) based critical path identification algorithm, to calculate the delay increase due to HCE. If the performance degradation exceeds a user-specified tolerance limit, several alternative circuit redesign structures can be chosen by the user from a suggested menu. Based on this choice, the system will redesign the critical parts of the circuit to improve circuit performance. Two useful delay optimization methods, transistor reordering and gate sizing, are included in this redesign system.","In this thesis, we present the application of probabilistic simulation to oxide reliability as well. The simulation results demonstrate that our approach can accurately and efficiently predict hot-carrier degradation and oxide stress; the information can be used to improve circuit reliability prior to fabrication.","Made available in DSpace on 2011-05-07T14:24:00Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9503254.pdf: 3898890 bytes, checksum: 5f66ce26ef8630bd0863988d83d9ef00 (MD5) Previous issue date: 1994","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T15:06:17Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:31:49-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"],"dc:identifier":["AAI9503254","(UMI)AAI9503254","http://hdl.handle.net/2142/23705"],"dc:language":["eng"],"dc:rights":["Copyright 1994 Li, Ping-Chung"],"dc:subject":["Engineering, Electronics and Electrical"],"dc:title":["A simulation and redesign system for circuit hot-carrier reliability"],"dc:type":["text"],"thesis:degree_discipline":["Engineering, Electronics and Electrical"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:22Z"}