{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/23126"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/23126","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Efficient direct-method parallel circuit simulation using multilevel node tearing","abstract":"The direct-method circuit simulation technique solves the entire system at every iteration and thus avoids the problem of slow convergence or even nonconvergence, which could occur when relaxation-based techniques are applied. However, the parallelism of the direct method is not as obvious as that of the relaxation technique. The parallelism in the LU factorization without tearing has been found to be small and one level node tearing could have a large border size if it is forced to partition the circuit into a fixed number of subcircuits. In this thesis we increase the parallelism by using a multilevel node tearing method which maintains a minimum border size while trying to balance the subcircuit sizes. The problems of how to maximize the speedup by scheduling the subcircuits correctly and by choosing the optimal number of levels of partitioning are also studied. A parallel circuit simulator, iPRIDE, is implemented on an ALLIANT FX/8 computer using these techniques. A speedup of 7.3 using 8 processors has been achieved.","abstract_html":"The direct-method circuit simulation technique solves the entire system at every iteration and thus avoids the problem of slow convergence or even nonconvergence, which could occur when relaxation-based techniques are applied. However, the parallelism of the direct method is not as obvious as that of the relaxation technique. The parallelism in the LU factorization without tearing has been found to be small and one level node tearing could have a large border size if it is forced to partition the circuit into a fixed number of subcircuits. In this thesis we increase the parallelism by using a multilevel node tearing method which maintains a minimum border size while trying to balance the subcircuit sizes. The problems of how to maximize the speedup by scheduling the subcircuits correctly and by choosing the optimal number of levels of partitioning are also studied. A parallel circuit simulator, iPRIDE, is implemented on an ALLIANT FX/8 computer using these techniques. A speedup of 7.3 using 8 processors has been achieved.","abstract_has_math":false,"creators":["Chang, Mi-Chang"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical and Computer Engineering","degree_department":null,"school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-05-07T14:03:05Z","date_published":"2011-05-07T14:03:05Z","updated_at":"2026-07-22T22:25:21Z","subjects":["Engineering, Electronics and Electrical","Computer Science"],"languages":["eng"],"rights":["Copyright 1989 Chang, Mi-Chang"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI8916223","(UMI)AAI8916223"],"render_values":[{"text":"AAI8916223","href":null,"code":true},{"text":"(UMI)AAI8916223","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/23126","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:creator","label":"Author","values":["Chang, Mi-Chang"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-05-07T14:03:05Z","10000-01-01","1989"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical","Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1989 Chang, Mi-Chang"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI8916223","(UMI)AAI8916223","http://hdl.handle.net/2142/23126"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["The direct-method circuit simulation technique solves the entire system at every iteration and thus avoids the problem of slow convergence or even nonconvergence, which could occur when relaxation-based techniques are applied. However, the parallelism of the direct method is not as obvious as that of the relaxation technique. The parallelism in the LU factorization without tearing has been found to be small and one level node tearing could have a large border size if it is forced to partition the circuit into a fixed number of subcircuits. In this thesis we increase the parallelism by using a multilevel node tearing method which maintains a minimum border size while trying to balance the subcircuit sizes. The problems of how to maximize the speedup by scheduling the subcircuits correctly and by choosing the optimal number of levels of partitioning are also studied. A parallel circuit simulator, iPRIDE, is implemented on an ALLIANT FX/8 computer using these techniques. A speedup of 7.3 using 8 processors has been achieved.","Made available in DSpace on 2011-05-07T14:03:05Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 8916223.pdf: 7308068 bytes, checksum: 79426a62abd4528fc7669b6a0ca79cd9 (MD5) Previous issue date: 1989","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T15:02:21Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:29:38-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"]},{"key":"dc:title","label":"Title","values":["Efficient direct-method parallel circuit simulation using multilevel node tearing"]}]}],"canonical_facts":{"dc:creator":["Chang, Mi-Chang"],"dc:date":["2011-05-07T14:03:05Z","10000-01-01","1989"],"dc:description":["The direct-method circuit simulation technique solves the entire system at every iteration and thus avoids the problem of slow convergence or even nonconvergence, which could occur when relaxation-based techniques are applied. However, the parallelism of the direct method is not as obvious as that of the relaxation technique. The parallelism in the LU factorization without tearing has been found to be small and one level node tearing could have a large border size if it is forced to partition the circuit into a fixed number of subcircuits. In this thesis we increase the parallelism by using a multilevel node tearing method which maintains a minimum border size while trying to balance the subcircuit sizes. The problems of how to maximize the speedup by scheduling the subcircuits correctly and by choosing the optimal number of levels of partitioning are also studied. A parallel circuit simulator, iPRIDE, is implemented on an ALLIANT FX/8 computer using these techniques. A speedup of 7.3 using 8 processors has been achieved.","Made available in DSpace on 2011-05-07T14:03:05Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 8916223.pdf: 7308068 bytes, checksum: 79426a62abd4528fc7669b6a0ca79cd9 (MD5) Previous issue date: 1989","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T15:02:21Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:29:38-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"],"dc:identifier":["AAI8916223","(UMI)AAI8916223","http://hdl.handle.net/2142/23126"],"dc:language":["eng"],"dc:rights":["Copyright 1989 Chang, Mi-Chang"],"dc:subject":["Engineering, Electronics and Electrical","Computer Science"],"dc:title":["Efficient direct-method parallel circuit simulation using multilevel node tearing"],"dc:type":["text"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:21Z"}