{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/22611"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/22611","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Parallel input/output architectures for multiprocessors","abstract":"This thesis looks at several aspects of solving the Input/Output problem. The increasing processor speeds and the emerging multiprocessor machines have improved the processing power of a system at a tremendous pace. This has not been followed by corresponding improvements in other parts of the system, mainly the I/O subsystem. This could lead to a huge imbalance in the system and, if not corrected, the gains made in the processing power will be of little use as the problem solving speed will be determined by the slower I/O operations.","abstract_html":"This thesis looks at several aspects of solving the Input/Output problem. The increasing processor speeds and the emerging multiprocessor machines have improved the processing power of a system at a tremendous pace. This has not been followed by corresponding improvements in other parts of the system, mainly the I/O subsystem. This could lead to a huge imbalance in the system and, if not corrected, the gains made in the processing power will be of little use as the problem solving speed will be determined by the slower I/O operations.","abstract_has_math":false,"creators":["Annapareddy, Narasimha Reddy Lakshmi"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical and Computer Engineering","degree_department":null,"school":null,"contributors":["Banerjee, Prithviraj"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-05-07T13:45:27Z","date_published":"2011-05-07T13:45:27Z","updated_at":"2026-07-22T22:25:20Z","subjects":["Engineering, Electronics and Electrical","Computer Science"],"languages":["eng"],"rights":["Copyright 1990 Annapareddy, Narasimha Reddy Lakshmi"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9114162","(UMI)AAI9114162"],"render_values":[{"text":"AAI9114162","href":null,"code":true},{"text":"(UMI)AAI9114162","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/22611","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Banerjee, Prithviraj"]},{"key":"dc:creator","label":"Author","values":["Annapareddy, Narasimha Reddy Lakshmi"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-05-07T13:45:27Z","10000-01-01","1990"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical","Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1990 Annapareddy, Narasimha Reddy Lakshmi"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9114162","(UMI)AAI9114162","http://hdl.handle.net/2142/22611"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["This thesis looks at several aspects of solving the Input/Output problem. The increasing processor speeds and the emerging multiprocessor machines have improved the processing power of a system at a tremendous pace. This has not been followed by corresponding improvements in other parts of the system, mainly the I/O subsystem. This could lead to a huge imbalance in the system and, if not corrected, the gains made in the processing power will be of little use as the problem solving speed will be determined by the slower I/O operations.","A number of issues in solving the I/O problem are addressed in this thesis. The effects of I/O on problem solution are studied by tracing a number of applications on a multiprocessor. This study is aimed at gaining an understanding of how I/O accesses can be more efficiently done, how I/O systems need to be organized to effectively address the I/O problem and to explore compiler techniques to reduce the I/O problem. Since the I/O device speeds are not improving dramatically, the I/O power can significantly be improved only through parallel organizations. An extensive evaluation of these parallel organizations is presented. Different parallel I/O (disk) organizations are evaluated in different workloads. A methodology for interfacing I/O processors with a multiprocessor system is presented. This methodology is shown to have a number of advantages over the previous approaches. When data are distributed on multiple disks, fault tolerance becomes a problem. A new technique is presented for achieving fault tolerance in a multiple disk system. A number of compiler techniques are also proposed to reduce the I/O problem by suitable transformation of programs. A number of open problems in this area are highlighted.","Made available in DSpace on 2011-05-07T13:45:27Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9114162.pdf: 6077862 bytes, checksum: b7cad2b09bf157563d20132321905228 (MD5) Previous issue date: 1990","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:58:48Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:27:41-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"]},{"key":"dc:title","label":"Title","values":["Parallel input/output architectures for multiprocessors"]}]}],"canonical_facts":{"dc:contributor":["Banerjee, Prithviraj"],"dc:creator":["Annapareddy, Narasimha Reddy Lakshmi"],"dc:date":["2011-05-07T13:45:27Z","10000-01-01","1990"],"dc:description":["This thesis looks at several aspects of solving the Input/Output problem. The increasing processor speeds and the emerging multiprocessor machines have improved the processing power of a system at a tremendous pace. This has not been followed by corresponding improvements in other parts of the system, mainly the I/O subsystem. This could lead to a huge imbalance in the system and, if not corrected, the gains made in the processing power will be of little use as the problem solving speed will be determined by the slower I/O operations.","A number of issues in solving the I/O problem are addressed in this thesis. The effects of I/O on problem solution are studied by tracing a number of applications on a multiprocessor. This study is aimed at gaining an understanding of how I/O accesses can be more efficiently done, how I/O systems need to be organized to effectively address the I/O problem and to explore compiler techniques to reduce the I/O problem. Since the I/O device speeds are not improving dramatically, the I/O power can significantly be improved only through parallel organizations. An extensive evaluation of these parallel organizations is presented. Different parallel I/O (disk) organizations are evaluated in different workloads. A methodology for interfacing I/O processors with a multiprocessor system is presented. This methodology is shown to have a number of advantages over the previous approaches. When data are distributed on multiple disks, fault tolerance becomes a problem. A new technique is presented for achieving fault tolerance in a multiple disk system. A number of compiler techniques are also proposed to reduce the I/O problem by suitable transformation of programs. A number of open problems in this area are highlighted.","Made available in DSpace on 2011-05-07T13:45:27Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9114162.pdf: 6077862 bytes, checksum: b7cad2b09bf157563d20132321905228 (MD5) Previous issue date: 1990","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:58:48Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:27:41-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"],"dc:identifier":["AAI9114162","(UMI)AAI9114162","http://hdl.handle.net/2142/22611"],"dc:language":["eng"],"dc:rights":["Copyright 1990 Annapareddy, Narasimha Reddy Lakshmi"],"dc:subject":["Engineering, Electronics and Electrical","Computer Science"],"dc:title":["Parallel input/output architectures for multiprocessors"],"dc:type":["text"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:20Z"}