{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/22025"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/22025","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Cache memory management in real-time systems","abstract":"Dependable real-time systems are essential to time-critical applications. The systems that run these applications require high degrees of performance and predictability. Although memory caching has long been known as a means of increasing system performance, it is typically unpredictable in nature.","abstract_html":"Dependable real-time systems are essential to time-critical applications. The systems that run these applications require high degrees of performance and predictability. Although memory caching has long been known as a means of increasing system performance, it is typically unpredictable in nature.","abstract_has_math":false,"creators":["Simonson, Jonathan"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Patel, Janak H."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-05-07T13:26:33Z","date_published":"2011-05-07T13:26:33Z","updated_at":"2026-07-22T22:25:19Z","subjects":["Engineering, Electronics and Electrical","Computer Science"],"languages":["eng"],"rights":["Copyright 1996 Simonson, Jonathan"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["9780591199956","AAI9712438","(UMI)AAI9712438"],"render_values":[{"text":"9780591199956","href":null,"code":true},{"text":"AAI9712438","href":null,"code":true},{"text":"(UMI)AAI9712438","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/22025","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Patel, Janak H."]},{"key":"dc:creator","label":"Author","values":["Simonson, Jonathan"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-05-07T13:26:33Z","10000-01-01","1996"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical","Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1996 Simonson, Jonathan"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["9780591199956","AAI9712438","(UMI)AAI9712438","http://hdl.handle.net/2142/22025"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Dependable real-time systems are essential to time-critical applications. The systems that run these applications require high degrees of performance and predictability. Although memory caching has long been known as a means of increasing system performance, it is typically unpredictable in nature.","This thesis presents a technique called preferred preemption points to increase the predictability and performance of cache-based real-time systems. A performance analysis tool and methodology designed to select and evaluate preemption points are presented with the technique. The technique increases the ability to calculate system preemption overhead, leading to greater determinism and consequently performance, and providing for tighter bounds on calculated worst-case execution times. The performance of preferred preemption points is demonstrated using the analysis tool. Results are provided for various system configurations. System configurations are defined by cache characteristics and preemption frequencies. In some instances results have shown a 10% reduction in execution time with preferred preemption points. Such savings in execution time provide greater flexibility in scheduling and increase throughput of time-critical tasks. The thesis addresses the issue of including preferred preemption points into real-time scheduling algorithms. Other system considerations with regard to preferred preemption points are also considered.","Made available in DSpace on 2011-05-07T13:26:33Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9712438.pdf: 4520411 bytes, checksum: 6630945418351ef3a595d858e45f2cc2 (MD5) Previous issue date: 1996","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:54:49Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:25:30-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"]},{"key":"dc:title","label":"Title","values":["Cache memory management in real-time systems"]}]}],"canonical_facts":{"dc:contributor":["Patel, Janak H."],"dc:creator":["Simonson, Jonathan"],"dc:date":["2011-05-07T13:26:33Z","10000-01-01","1996"],"dc:description":["Dependable real-time systems are essential to time-critical applications. The systems that run these applications require high degrees of performance and predictability. Although memory caching has long been known as a means of increasing system performance, it is typically unpredictable in nature.","This thesis presents a technique called preferred preemption points to increase the predictability and performance of cache-based real-time systems. A performance analysis tool and methodology designed to select and evaluate preemption points are presented with the technique. The technique increases the ability to calculate system preemption overhead, leading to greater determinism and consequently performance, and providing for tighter bounds on calculated worst-case execution times. The performance of preferred preemption points is demonstrated using the analysis tool. Results are provided for various system configurations. System configurations are defined by cache characteristics and preemption frequencies. In some instances results have shown a 10% reduction in execution time with preferred preemption points. Such savings in execution time provide greater flexibility in scheduling and increase throughput of time-critical tasks. The thesis addresses the issue of including preferred preemption points into real-time scheduling algorithms. Other system considerations with regard to preferred preemption points are also considered.","Made available in DSpace on 2011-05-07T13:26:33Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9712438.pdf: 4520411 bytes, checksum: 6630945418351ef3a595d858e45f2cc2 (MD5) Previous issue date: 1996","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:54:49Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:25:30-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"],"dc:identifier":["9780591199956","AAI9712438","(UMI)AAI9712438","http://hdl.handle.net/2142/22025"],"dc:language":["eng"],"dc:rights":["Copyright 1996 Simonson, Jonathan"],"dc:subject":["Engineering, Electronics and Electrical","Computer Science"],"dc:title":["Cache memory management in real-time systems"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:19Z"}