{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/20821"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/20821","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Multilevel logic network synthesis system, SYLON-XTRANS and read-only memory minimization procedure, MINROM","abstract":"This thesis consists of two parts. In the first part, we have discussed a multilevel network synthesis system, SYLON-XTRANS, which is an extension of the original Transduction method. In Chapter 1, we have discussed how to represent MSPF and CSPF by the use of sum-of-product form. Because of the use of the sum-of-product form, SYLON-XTRANS can handle a network with a larger number of input variables than the original Transduction method. We have discussed the calculation of MSPF and CSPF in a network with a mixture of simple gates of different types, whereas MSPF and CSPF were defined for NOR gates only in the original Transduction method. In Chapter 2, we have discussed a new procedure, SYLON-XTRANS-INI, for synthesizing an initial network, of a given function. The new procedure is based on the concept of permissible functions. The result shows that the initial network synthesized by this procedure generally has a small number of connections. In Chapter 3, we have discussed several transformation procedures for area and delay reduction, which form the multilevel logic network minimization procedure, SYLON-XTRANS-MIN. In Chapter 4, networks synthesized by SYLON-XTRANS are compared with two multilevel logic network synthesisers, MIS 2.1 and SOCRATES. The result shows that the networks synthesized by SYLON-XTRANS are of much better quality in both area and delay than those synthesized by MIS 2.1 or SOCRATES for a number of functions. In the second part, a ROM minimization procedure, MINROM, is presented. The experiments show that a significant reduction can be obtained by MINROM for certain functions. Two important factors which influence the magnitude of reduction are the minterm density of a function and the number of cubes in the minimum sum of the function. When a function has either very high or very low minterm density and has a relatively small number of cubes, a significant reduction may be obtained.","abstract_html":"This thesis consists of two parts. In the first part, we have discussed a multilevel network synthesis system, SYLON-XTRANS, which is an extension of the original Transduction method. In Chapter 1, we have discussed how to represent MSPF and CSPF by the use of sum-of-product form. Because of the use of the sum-of-product form, SYLON-XTRANS can handle a network with a larger number of input variables than the original Transduction method. We have discussed the calculation of MSPF and CSPF in a network with a mixture of simple gates of different types, whereas MSPF and CSPF were defined for NOR gates only in the original Transduction method. In Chapter 2, we have discussed a new procedure, SYLON-XTRANS-INI, for synthesizing an initial network, of a given function. The new procedure is based on the concept of permissible functions. The result shows that the initial network synthesized by this procedure generally has a small number of connections. In Chapter 3, we have discussed several transformation procedures for area and delay reduction, which form the multilevel logic network minimization procedure, SYLON-XTRANS-MIN. In Chapter 4, networks synthesized by SYLON-XTRANS are compared with two multilevel logic network synthesisers, MIS 2.1 and SOCRATES. The result shows that the networks synthesized by SYLON-XTRANS are of much better quality in both area and delay than those synthesized by MIS 2.1 or SOCRATES for a number of functions. In the second part, a ROM minimization procedure, MINROM, is presented. The experiments show that a significant reduction can be obtained by MINROM for certain functions. Two important factors which influence the magnitude of reduction are the minterm density of a function and the number of cubes in the minimum sum of the function. When a function has either very high or very low minterm density and has a relatively small number of cubes, a significant reduction may be obtained.","abstract_has_math":false,"creators":["Xiang, Xuequn"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Computer Science","degree_department":null,"school":null,"contributors":["Muroga, Saburo"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-05-07T12:50:17Z","date_published":"2011-05-07T12:50:17Z","updated_at":"2026-07-22T22:25:16Z","subjects":["Engineering, Electronics and Electrical","Computer Science"],"languages":["eng"],"rights":["Copyright 1990 Xiang, Xuequn"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9114470","(UMI)AAI9114470"],"render_values":[{"text":"AAI9114470","href":null,"code":true},{"text":"(UMI)AAI9114470","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/20821","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Muroga, Saburo"]},{"key":"dc:creator","label":"Author","values":["Xiang, Xuequn"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-05-07T12:50:17Z","10000-01-01","1990"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Computer Science"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical","Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1990 Xiang, Xuequn"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9114470","(UMI)AAI9114470","http://hdl.handle.net/2142/20821"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["This thesis consists of two parts. In the first part, we have discussed a multilevel network synthesis system, SYLON-XTRANS, which is an extension of the original Transduction method. In Chapter 1, we have discussed how to represent MSPF and CSPF by the use of sum-of-product form. Because of the use of the sum-of-product form, SYLON-XTRANS can handle a network with a larger number of input variables than the original Transduction method. We have discussed the calculation of MSPF and CSPF in a network with a mixture of simple gates of different types, whereas MSPF and CSPF were defined for NOR gates only in the original Transduction method. In Chapter 2, we have discussed a new procedure, SYLON-XTRANS-INI, for synthesizing an initial network, of a given function. The new procedure is based on the concept of permissible functions. The result shows that the initial network synthesized by this procedure generally has a small number of connections. In Chapter 3, we have discussed several transformation procedures for area and delay reduction, which form the multilevel logic network minimization procedure, SYLON-XTRANS-MIN. In Chapter 4, networks synthesized by SYLON-XTRANS are compared with two multilevel logic network synthesisers, MIS 2.1 and SOCRATES. The result shows that the networks synthesized by SYLON-XTRANS are of much better quality in both area and delay than those synthesized by MIS 2.1 or SOCRATES for a number of functions. In the second part, a ROM minimization procedure, MINROM, is presented. The experiments show that a significant reduction can be obtained by MINROM for certain functions. Two important factors which influence the magnitude of reduction are the minterm density of a function and the number of cubes in the minimum sum of the function. When a function has either very high or very low minterm density and has a relatively small number of cubes, a significant reduction may be obtained.","Made available in DSpace on 2011-05-07T12:50:17Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9114470.pdf: 9017463 bytes, checksum: 6d15d8cf4628cad8f063ce4832f1fe59 (MD5) Previous issue date: 1990","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:46:31Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:20:52-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"]},{"key":"dc:title","label":"Title","values":["Multilevel logic network synthesis system, SYLON-XTRANS and read-only memory minimization procedure, MINROM"]}]}],"canonical_facts":{"dc:contributor":["Muroga, Saburo"],"dc:creator":["Xiang, Xuequn"],"dc:date":["2011-05-07T12:50:17Z","10000-01-01","1990"],"dc:description":["This thesis consists of two parts. In the first part, we have discussed a multilevel network synthesis system, SYLON-XTRANS, which is an extension of the original Transduction method. In Chapter 1, we have discussed how to represent MSPF and CSPF by the use of sum-of-product form. Because of the use of the sum-of-product form, SYLON-XTRANS can handle a network with a larger number of input variables than the original Transduction method. We have discussed the calculation of MSPF and CSPF in a network with a mixture of simple gates of different types, whereas MSPF and CSPF were defined for NOR gates only in the original Transduction method. In Chapter 2, we have discussed a new procedure, SYLON-XTRANS-INI, for synthesizing an initial network, of a given function. The new procedure is based on the concept of permissible functions. The result shows that the initial network synthesized by this procedure generally has a small number of connections. In Chapter 3, we have discussed several transformation procedures for area and delay reduction, which form the multilevel logic network minimization procedure, SYLON-XTRANS-MIN. In Chapter 4, networks synthesized by SYLON-XTRANS are compared with two multilevel logic network synthesisers, MIS 2.1 and SOCRATES. The result shows that the networks synthesized by SYLON-XTRANS are of much better quality in both area and delay than those synthesized by MIS 2.1 or SOCRATES for a number of functions. In the second part, a ROM minimization procedure, MINROM, is presented. The experiments show that a significant reduction can be obtained by MINROM for certain functions. Two important factors which influence the magnitude of reduction are the minterm density of a function and the number of cubes in the minimum sum of the function. When a function has either very high or very low minterm density and has a relatively small number of cubes, a significant reduction may be obtained.","Made available in DSpace on 2011-05-07T12:50:17Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9114470.pdf: 9017463 bytes, checksum: 6d15d8cf4628cad8f063ce4832f1fe59 (MD5) Previous issue date: 1990","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:46:31Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:20:52-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"],"dc:identifier":["AAI9114470","(UMI)AAI9114470","http://hdl.handle.net/2142/20821"],"dc:language":["eng"],"dc:rights":["Copyright 1990 Xiang, Xuequn"],"dc:subject":["Engineering, Electronics and Electrical","Computer Science"],"dc:title":["Multilevel logic network synthesis system, SYLON-XTRANS and read-only memory minimization procedure, MINROM"],"dc:type":["text"],"thesis:degree_discipline":["Computer Science"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:16Z"}