{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/19430"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/19430","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Diagnostic test set evaluation and enhancement","abstract":"Diagnosis is an important but difficult problem in the design and manufacturing of VLSI circuits. This thesis contributes to two important diagnosis topics, namely diagnostic fault simulation and diagnostic test pattern generation. First, a diagnostic fault simulator for stuck-at faults in sequential circuits that is both time and space efficient is described. The simulator represents indistinguishable classes of faults as memory efficient lists. Second, diagnostically equivalent fault pairs in combinational circuits are identified using test generation and structural knowledge. A connection between redundant faults and a specific class of diagnostically equivalent fault pairs is established. A method to modify a conventional test generator for diagnostic test generation is also presented. The method utilizes circuit netlist modification along with a forced value at a primary input in the modified circuit. Finally, a technique to reduce the computation effort for diagnostic test pattern generation in sequential circuits is presented. The technique identifies some states that are impossible to justify in three-valued logic. This is achieved by performing test generation on certain transformed circuits to identify state elements that cannot be set to a particular value in three-valued logic.","abstract_html":"Diagnosis is an important but difficult problem in the design and manufacturing of VLSI circuits. This thesis contributes to two important diagnosis topics, namely diagnostic fault simulation and diagnostic test pattern generation. First, a diagnostic fault simulator for stuck-at faults in sequential circuits that is both time and space efficient is described. The simulator represents indistinguishable classes of faults as memory efficient lists. Second, diagnostically equivalent fault pairs in combinational circuits are identified using test generation and structural knowledge. A connection between redundant faults and a specific class of diagnostically equivalent fault pairs is established. A method to modify a conventional test generator for diagnostic test generation is also presented. The method utilizes circuit netlist modification along with a forced value at a primary input in the modified circuit. Finally, a technique to reduce the computation effort for diagnostic test pattern generation in sequential circuits is presented. The technique identifies some states that are impossible to justify in three-valued logic. This is achieved by performing test generation on certain transformed circuits to identify state elements that cannot be set to a particular value in three-valued logic.","abstract_has_math":false,"creators":["Hartanto, Ismed D.S."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Computer Science","degree_department":null,"school":null,"contributors":["Fuchs, W. Kent"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-05-07T12:07:16Z","date_published":"2011-05-07T12:07:16Z","updated_at":"2026-07-22T22:25:12Z","subjects":["Engineering, Electronics and Electrical","Computer Science"],"languages":["eng"],"rights":["Copyright 1996 Hartanto, Ismed D. S."],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["9780591198911","AAI9712301","(UMI)AAI9712301"],"render_values":[{"text":"9780591198911","href":null,"code":true},{"text":"AAI9712301","href":null,"code":true},{"text":"(UMI)AAI9712301","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/19430","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Fuchs, W. Kent"]},{"key":"dc:creator","label":"Author","values":["Hartanto, Ismed D.S."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-05-07T12:07:16Z","10000-01-01","1996"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Computer Science"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical","Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1996 Hartanto, Ismed D. S."]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["9780591198911","AAI9712301","(UMI)AAI9712301","http://hdl.handle.net/2142/19430"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Diagnosis is an important but difficult problem in the design and manufacturing of VLSI circuits. This thesis contributes to two important diagnosis topics, namely diagnostic fault simulation and diagnostic test pattern generation. First, a diagnostic fault simulator for stuck-at faults in sequential circuits that is both time and space efficient is described. The simulator represents indistinguishable classes of faults as memory efficient lists. Second, diagnostically equivalent fault pairs in combinational circuits are identified using test generation and structural knowledge. A connection between redundant faults and a specific class of diagnostically equivalent fault pairs is established. A method to modify a conventional test generator for diagnostic test generation is also presented. The method utilizes circuit netlist modification along with a forced value at a primary input in the modified circuit. Finally, a technique to reduce the computation effort for diagnostic test pattern generation in sequential circuits is presented. The technique identifies some states that are impossible to justify in three-valued logic. This is achieved by performing test generation on certain transformed circuits to identify state elements that cannot be set to a particular value in three-valued logic.","Made available in DSpace on 2011-05-07T12:07:16Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9712301.pdf: 3316035 bytes, checksum: 0d7a97e463db7170f3401a9018fc8dd8 (MD5) Previous issue date: 1996","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:36:54Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:15:03-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"]},{"key":"dc:title","label":"Title","values":["Diagnostic test set evaluation and enhancement"]}]}],"canonical_facts":{"dc:contributor":["Fuchs, W. Kent"],"dc:creator":["Hartanto, Ismed D.S."],"dc:date":["2011-05-07T12:07:16Z","10000-01-01","1996"],"dc:description":["Diagnosis is an important but difficult problem in the design and manufacturing of VLSI circuits. This thesis contributes to two important diagnosis topics, namely diagnostic fault simulation and diagnostic test pattern generation. First, a diagnostic fault simulator for stuck-at faults in sequential circuits that is both time and space efficient is described. The simulator represents indistinguishable classes of faults as memory efficient lists. Second, diagnostically equivalent fault pairs in combinational circuits are identified using test generation and structural knowledge. A connection between redundant faults and a specific class of diagnostically equivalent fault pairs is established. A method to modify a conventional test generator for diagnostic test generation is also presented. The method utilizes circuit netlist modification along with a forced value at a primary input in the modified circuit. Finally, a technique to reduce the computation effort for diagnostic test pattern generation in sequential circuits is presented. The technique identifies some states that are impossible to justify in three-valued logic. This is achieved by performing test generation on certain transformed circuits to identify state elements that cannot be set to a particular value in three-valued logic.","Made available in DSpace on 2011-05-07T12:07:16Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9712301.pdf: 3316035 bytes, checksum: 0d7a97e463db7170f3401a9018fc8dd8 (MD5) Previous issue date: 1996","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:36:54Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:15:03-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"],"dc:identifier":["9780591198911","AAI9712301","(UMI)AAI9712301","http://hdl.handle.net/2142/19430"],"dc:language":["eng"],"dc:rights":["Copyright 1996 Hartanto, Ismed D. S."],"dc:subject":["Engineering, Electronics and Electrical","Computer Science"],"dc:title":["Diagnostic test set evaluation and enhancement"],"dc:type":["text"],"thesis:degree_discipline":["Computer Science"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:12Z"}