{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/19059"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/19059","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"TRAPEDS address tracing and its application to multicomputer cache performance analysis","abstract":"Trace-driven simulation is an important aid in performance analysis of computer systems. Capturing address traces to use in these simulations, however, is a difficult problem, particularly for parallel processor architectures. Even when trace capture methods are applicable to parallel processors, the amount of collected data typically grows with the number of processors, thus increasing I/O and tracer storage costs. This thesis presents a new technique called TRAPEDS which modifies executable code (at the assembly language level) to dynamically collect the address trace from both the user code and the operating system and analyzes this trace during the execution of the program. This method helps resolve the I/O and storage limitations and facilitates concurrent analysis of the address trace. Implementation of TRAPEDS on the Intel iPSC/2 hypercube multicomputer is described. A method for minimizing the effect of tracing on the processor interaction ion the iPSC/2 is also introduced.","abstract_html":"Trace-driven simulation is an important aid in performance analysis of computer systems. Capturing address traces to use in these simulations, however, is a difficult problem, particularly for parallel processor architectures. Even when trace capture methods are applicable to parallel processors, the amount of collected data typically grows with the number of processors, thus increasing I/O and tracer storage costs. This thesis presents a new technique called TRAPEDS which modifies executable code (at the assembly language level) to dynamically collect the address trace from both the user code and the operating system and analyzes this trace during the execution of the program. This method helps resolve the I/O and storage limitations and facilitates concurrent analysis of the address trace. Implementation of TRAPEDS on the Intel iPSC/2 hypercube multicomputer is described. A method for minimizing the effect of tracing on the processor interaction ion the iPSC/2 is also introduced.","abstract_has_math":false,"creators":["Stunkel, Craig Brian"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":["Fuchs, W. Kent"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-05-07T11:55:43Z","date_published":"2011-05-07T11:55:43Z","updated_at":"2026-07-22T22:25:12Z","subjects":["Engineering, Electronics and Electrical","Computer Science"],"languages":["eng"],"rights":["Copyright 1990 Stunkel, Craig Brian"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9026327","(UMI)AAI9026327"],"render_values":[{"text":"AAI9026327","href":null,"code":true},{"text":"(UMI)AAI9026327","href":null,"code":true}]}]},"links":{"outbound_url":"http://hdl.handle.net/2142/19059","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Fuchs, W. Kent"]},{"key":"dc:creator","label":"Author","values":["Stunkel, Craig Brian"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-05-07T11:55:43Z","10000-01-01","1990"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Engineering, Electronics and Electrical","Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 1990 Stunkel, Craig Brian"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["AAI9026327","(UMI)AAI9026327","http://hdl.handle.net/2142/19059"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Trace-driven simulation is an important aid in performance analysis of computer systems. Capturing address traces to use in these simulations, however, is a difficult problem, particularly for parallel processor architectures. Even when trace capture methods are applicable to parallel processors, the amount of collected data typically grows with the number of processors, thus increasing I/O and tracer storage costs. This thesis presents a new technique called TRAPEDS which modifies executable code (at the assembly language level) to dynamically collect the address trace from both the user code and the operating system and analyzes this trace during the execution of the program. This method helps resolve the I/O and storage limitations and facilitates concurrent analysis of the address trace. Implementation of TRAPEDS on the Intel iPSC/2 hypercube multicomputer is described. A method for minimizing the effect of tracing on the processor interaction ion the iPSC/2 is also introduced.","This thesis presents cache simulation results generated from address traces collected for applications running on the iPSC/2. The emphasis of the cache performance study is understanding the effect of changing the number of processing nodes that are cooperating to execute a given application. The effects on multicomputer cache performance of several application characteristics, such as data partitioning, data access patterns, communication patterns, and communication frequency, are illustrated.","Made available in DSpace on 2011-05-07T11:55:43Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9026327.pdf: 4467719 bytes, checksum: a5faa11c211b5d7d85838a4cc2e787e2 (MD5) Previous issue date: 1990","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:34:23Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:13:06-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"]},{"key":"dc:title","label":"Title","values":["TRAPEDS address tracing and its application to multicomputer cache performance analysis"]}]}],"canonical_facts":{"dc:contributor":["Fuchs, W. Kent"],"dc:creator":["Stunkel, Craig Brian"],"dc:date":["2011-05-07T11:55:43Z","10000-01-01","1990"],"dc:description":["Trace-driven simulation is an important aid in performance analysis of computer systems. Capturing address traces to use in these simulations, however, is a difficult problem, particularly for parallel processor architectures. Even when trace capture methods are applicable to parallel processors, the amount of collected data typically grows with the number of processors, thus increasing I/O and tracer storage costs. This thesis presents a new technique called TRAPEDS which modifies executable code (at the assembly language level) to dynamically collect the address trace from both the user code and the operating system and analyzes this trace during the execution of the program. This method helps resolve the I/O and storage limitations and facilitates concurrent analysis of the address trace. Implementation of TRAPEDS on the Intel iPSC/2 hypercube multicomputer is described. A method for minimizing the effect of tracing on the processor interaction ion the iPSC/2 is also introduced.","This thesis presents cache simulation results generated from address traces collected for applications running on the iPSC/2. The emphasis of the cache performance study is understanding the effect of changing the number of processing nodes that are cooperating to execute a given application. The effects on multicomputer cache performance of several application characteristics, such as data partitioning, data access patterns, communication patterns, and communication frequency, are illustrated.","Made available in DSpace on 2011-05-07T11:55:43Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9026327.pdf: 4467719 bytes, checksum: a5faa11c211b5d7d85838a4cc2e787e2 (MD5) Previous issue date: 1990","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:34:23Z Item is restricted indefinitely.","Restriction data tranferred 2014-07-01T11:13:06-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission","ETDs are only available to UIUC Users without author permission","U of I Only"],"dc:identifier":["AAI9026327","(UMI)AAI9026327","http://hdl.handle.net/2142/19059"],"dc:language":["eng"],"dc:rights":["Copyright 1990 Stunkel, Craig Brian"],"dc:subject":["Engineering, Electronics and Electrical","Computer Science"],"dc:title":["TRAPEDS address tracing and its application to multicomputer cache performance analysis"],"dc:type":["text"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:12Z"}