{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/18454"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/18454","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Distributed scalable model for CMOS FET power amplifier","abstract":"Integrated circuits are very popular for understandable reasons. A circuit implemented within an IC is more cost effective and reliable. A vast majority of ICs are created using silicon because it is cheap and the technology is mature. Unfortunately, communications power amplifiers have been scarce, due to the electrical advantages provided by III-V semiconductors. In order to reach similar power levels, power amplifiers implemented on silicon require larger transistors. It is common practice to create such transistors using multiple smaller transistors connected in parallel. As the frequency of operation increases, the connections between the smaller transistors affect the overall system’s behavior. Current industry standard models do not accurately compensate for these connections. This work discusses the development and results for a high-multiplicity MOS FET power amplifier model using layout transmission line considerations. ii","abstract_html":"Integrated circuits are very popular for understandable reasons. A circuit implemented within an IC is more cost effective and reliable. A vast majority of ICs are created using silicon because it is cheap and the technology is mature. Unfortunately, communications power amplifiers have been scarce, due to the electrical advantages provided by III-V semiconductors. In order to reach similar power levels, power amplifiers implemented on silicon require larger transistors. It is common practice to create such transistors using multiple smaller transistors connected in parallel. As the frequency of operation increases, the connections between the smaller transistors affect the overall system’s behavior. Current industry standard models do not accurately compensate for these connections. This work discusses the development and results for a high-multiplicity MOS FET power amplifier model using layout transmission line considerations. ii","abstract_has_math":false,"creators":["Graham, Sean R."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Feng, Milton"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-01-14T22:51:23Z","date_published":"2011-01-14T22:51:23Z","updated_at":"2026-07-22T22:25:11Z","subjects":["Radio Frequency (RF)+","Complementary metal–oxide–semiconductor (CMOS)","Power Amplifier"],"languages":["en"],"rights":["COpyright 2010 Sean R. Graham"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/18454","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Feng, Milton"]},{"key":"dc:creator","label":"Author","values":["Graham, Sean R."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-01-14T22:51:23Z","2010-12"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Radio Frequency (RF)+","Complementary metal–oxide–semiconductor (CMOS)","Power Amplifier"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["COpyright 2010 Sean R. Graham"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/18454"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Integrated circuits are very popular for understandable reasons. A circuit implemented within an IC is more cost effective and reliable. A vast majority of ICs are created using silicon because it is cheap and the technology is mature. Unfortunately, communications power amplifiers have been scarce, due to the electrical advantages provided by III-V semiconductors. In order to reach similar power levels, power amplifiers implemented on silicon require larger transistors. It is common practice to create such transistors using multiple smaller transistors connected in parallel. As the frequency of operation increases, the connections between the smaller transistors affect the overall system’s behavior. Current industry standard models do not accurately compensate for these connections. This work discusses the development and results for a high-multiplicity MOS FET power amplifier model using layout transmission line considerations. ii","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2010-12-08T13:58:44Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Graham_Sean.pdf: 832541 bytes, checksum: 7c33bb4e8f1b2815560b49cc73a8e0f2 (MD5)","Made available in DSpace on 2011-01-14T22:51:23Z (GMT). No. of bitstreams: 2 Graham_Sean.pdf: 832541 bytes, checksum: 7c33bb4e8f1b2815560b49cc73a8e0f2 (MD5) license.txt: 4061 bytes, checksum: ddd10ff2c470915bb0e61b6fba929d11 (MD5)"]},{"key":"dc:title","label":"Title","values":["Distributed scalable model for CMOS FET power amplifier"]}]}],"canonical_facts":{"dc:contributor":["Feng, Milton"],"dc:creator":["Graham, Sean R."],"dc:date":["2011-01-14T22:51:23Z","2010-12"],"dc:description":["Integrated circuits are very popular for understandable reasons. A circuit implemented within an IC is more cost effective and reliable. A vast majority of ICs are created using silicon because it is cheap and the technology is mature. Unfortunately, communications power amplifiers have been scarce, due to the electrical advantages provided by III-V semiconductors. In order to reach similar power levels, power amplifiers implemented on silicon require larger transistors. It is common practice to create such transistors using multiple smaller transistors connected in parallel. As the frequency of operation increases, the connections between the smaller transistors affect the overall system’s behavior. Current industry standard models do not accurately compensate for these connections. This work discusses the development and results for a high-multiplicity MOS FET power amplifier model using layout transmission line considerations. ii","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2010-12-08T13:58:44Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Graham_Sean.pdf: 832541 bytes, checksum: 7c33bb4e8f1b2815560b49cc73a8e0f2 (MD5)","Made available in DSpace on 2011-01-14T22:51:23Z (GMT). No. of bitstreams: 2 Graham_Sean.pdf: 832541 bytes, checksum: 7c33bb4e8f1b2815560b49cc73a8e0f2 (MD5) license.txt: 4061 bytes, checksum: ddd10ff2c470915bb0e61b6fba929d11 (MD5)"],"dc:identifier":["http://hdl.handle.net/2142/18454"],"dc:language":["en"],"dc:rights":["COpyright 2010 Sean R. Graham"],"dc:subject":["Radio Frequency (RF)+","Complementary metal–oxide–semiconductor (CMOS)","Power Amplifier"],"dc:title":["Distributed scalable model for CMOS FET power amplifier"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:11Z"}