{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/18286"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/18286","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Recovery-driven design: Exploiting error resilience in design of energy-efficient processors","abstract":"Conventional CAD methodologies optimize a processor module for correct operation and prohibit timing violations during nominal operation. We propose recovery-driven design, a design approach that optimizes a processor module for a target timing error rate instead of correct operation. The target error rate is chosen based on how many errors can be gainfully tolerated by a hardware or software error resilience mechanism. We show that significant power bene ts are possible from a recovery-driven design approach that deliberately allows errors caused by voltage overscaling to occur during nominal operation, while relying on an error resilience technique to tolerate these errors. We present a detailed evaluation and analysis of such a design-level methodology that minimizes the power of a processor module for a target error rate. We show how this design-level methodology can be extended to design recovery-driven processors -- processors that are optimized to take advantage of hardware or software error resilience. These may be single-core processors or heterogeneously-reliable multi-core processors, in which individual cores are optimized for different reliability targets. We also discuss a gradual slack recovery-driven design approach that optimizes for a range of error rates to create soft processors -- processors that have graceful failure characteristics and the ability to trade throughput or output quality for additional energy savings over a range of error rates. We demonstrate significant power benefits over conventional design -- 11.8% on average over all modules and error rate targets, and up to 29.1% for individual modules. Processor- level benefits are 19.0%, on average. Benefits increase when recovery-driven design is coupled with an error resilience mechanism or when the number of available voltage domains increases.","abstract_html":"Conventional CAD methodologies optimize a processor module for correct operation and prohibit timing violations during nominal operation. We propose recovery-driven design, a design approach that optimizes a processor module for a target timing error rate instead of correct operation. The target error rate is chosen based on how many errors can be gainfully tolerated by a hardware or software error resilience mechanism. We show that significant power bene ts are possible from a recovery-driven design approach that deliberately allows errors caused by voltage overscaling to occur during nominal operation, while relying on an error resilience technique to tolerate these errors. We present a detailed evaluation and analysis of such a design-level methodology that minimizes the power of a processor module for a target error rate. We show how this design-level methodology can be extended to design recovery-driven processors -- processors that are optimized to take advantage of hardware or software error resilience. These may be single-core processors or heterogeneously-reliable multi-core processors, in which individual cores are optimized for different reliability targets. We also discuss a gradual slack recovery-driven design approach that optimizes for a range of error rates to create soft processors -- processors that have graceful failure characteristics and the ability to trade throughput or output quality for additional energy savings over a range of error rates. We demonstrate significant power benefits over conventional design -- 11.8% on average over all modules and error rate targets, and up to 29.1% for individual modules. Processor- level benefits are 19.0%, on average. Benefits increase when recovery-driven design is coupled with an error resilience mechanism or when the number of available voltage domains increases.","abstract_has_math":false,"creators":["Sartori, John M."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Kumar, Rakesh"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2011,"date_issued":"2011-01-14T22:44:50Z","date_published":"2011-01-14T22:44:50Z","updated_at":"2026-07-22T22:25:11Z","subjects":["recovery-driven design","energy efficiency","error resilience"],"languages":["en"],"rights":["Copyright 2010 John M. Sartori"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/18286","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Kumar, Rakesh"]},{"key":"dc:creator","label":"Author","values":["Sartori, John M."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2011-01-14T22:44:50Z","2010-12"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["recovery-driven design","energy efficiency","error resilience"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2010 John M. Sartori"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/18286"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Conventional CAD methodologies optimize a processor module for correct operation and prohibit timing violations during nominal operation. We propose recovery-driven design, a design approach that optimizes a processor module for a target timing error rate instead of correct operation. The target error rate is chosen based on how many errors can be gainfully tolerated by a hardware or software error resilience mechanism. We show that significant power bene ts are possible from a recovery-driven design approach that deliberately allows errors caused by voltage overscaling to occur during nominal operation, while relying on an error resilience technique to tolerate these errors. We present a detailed evaluation and analysis of such a design-level methodology that minimizes the power of a processor module for a target error rate. We show how this design-level methodology can be extended to design recovery-driven processors -- processors that are optimized to take advantage of hardware or software error resilience. These may be single-core processors or heterogeneously-reliable multi-core processors, in which individual cores are optimized for different reliability targets. We also discuss a gradual slack recovery-driven design approach that optimizes for a range of error rates to create soft processors -- processors that have graceful failure characteristics and the ability to trade throughput or output quality for additional energy savings over a range of error rates. We demonstrate significant power benefits over conventional design -- 11.8% on average over all modules and error rate targets, and up to 29.1% for individual modules. Processor- level benefits are 19.0%, on average. Benefits increase when recovery-driven design is coupled with an error resilience mechanism or when the number of available voltage domains increases.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2010-11-17T22:53:24Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Sartori_John.zip: 58340 bytes, checksum: 224d20f89d6e987c3c2431bc14d8c949 (MD5) Sartori_John.pdf: 1837751 bytes, checksum: 6b0fd9b4f70ce4fc96bf0e0b6f8d9cb5 (MD5)","Made available in DSpace on 2011-01-14T22:44:50Z (GMT). No. of bitstreams: 3 Sartori_John.pdf: 1837751 bytes, checksum: 6b0fd9b4f70ce4fc96bf0e0b6f8d9cb5 (MD5) license.txt: 4062 bytes, checksum: d253262ffb3e60878716b458a3d69ea4 (MD5) Sartori_John.zip: 58340 bytes, checksum: 224d20f89d6e987c3c2431bc14d8c949 (MD5)"]},{"key":"dc:title","label":"Title","values":["Recovery-driven design: Exploiting error resilience in design of energy-efficient processors"]}]}],"canonical_facts":{"dc:contributor":["Kumar, Rakesh"],"dc:creator":["Sartori, John M."],"dc:date":["2011-01-14T22:44:50Z","2010-12"],"dc:description":["Conventional CAD methodologies optimize a processor module for correct operation and prohibit timing violations during nominal operation. We propose recovery-driven design, a design approach that optimizes a processor module for a target timing error rate instead of correct operation. The target error rate is chosen based on how many errors can be gainfully tolerated by a hardware or software error resilience mechanism. We show that significant power bene ts are possible from a recovery-driven design approach that deliberately allows errors caused by voltage overscaling to occur during nominal operation, while relying on an error resilience technique to tolerate these errors. We present a detailed evaluation and analysis of such a design-level methodology that minimizes the power of a processor module for a target error rate. We show how this design-level methodology can be extended to design recovery-driven processors -- processors that are optimized to take advantage of hardware or software error resilience. These may be single-core processors or heterogeneously-reliable multi-core processors, in which individual cores are optimized for different reliability targets. We also discuss a gradual slack recovery-driven design approach that optimizes for a range of error rates to create soft processors -- processors that have graceful failure characteristics and the ability to trade throughput or output quality for additional energy savings over a range of error rates. We demonstrate significant power benefits over conventional design -- 11.8% on average over all modules and error rate targets, and up to 29.1% for individual modules. Processor- level benefits are 19.0%, on average. Benefits increase when recovery-driven design is coupled with an error resilience mechanism or when the number of available voltage domains increases.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2010-11-17T22:53:24Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 2 Sartori_John.zip: 58340 bytes, checksum: 224d20f89d6e987c3c2431bc14d8c949 (MD5) Sartori_John.pdf: 1837751 bytes, checksum: 6b0fd9b4f70ce4fc96bf0e0b6f8d9cb5 (MD5)","Made available in DSpace on 2011-01-14T22:44:50Z (GMT). No. of bitstreams: 3 Sartori_John.pdf: 1837751 bytes, checksum: 6b0fd9b4f70ce4fc96bf0e0b6f8d9cb5 (MD5) license.txt: 4062 bytes, checksum: d253262ffb3e60878716b458a3d69ea4 (MD5) Sartori_John.zip: 58340 bytes, checksum: 224d20f89d6e987c3c2431bc14d8c949 (MD5)"],"dc:identifier":["http://hdl.handle.net/2142/18286"],"dc:language":["en"],"dc:rights":["Copyright 2010 John M. Sartori"],"dc:subject":["recovery-driven design","energy efficiency","error resilience"],"dc:title":["Recovery-driven design: Exploiting error resilience in design of energy-efficient processors"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:11Z"}