{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/14706"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/14706","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Drifting-dipole noise model of nanometer MOSFETs for radio frequency integrated circuit design","abstract":"Recent advances in nanometer CMOS scaling technology have made transistors capable of operating at hundreds of gigahertz, and opened a new era of high performance, low cost system-on-chip (SOC) designs for multi-gigabit-per-second wireless communication. However, such achievements also bring new challenges, particularly in modeling the physical behaviors of these super-scaled devices. Among these issues, it is found that the thermal-noise based formulation, such as the one in the widely accepted BSIM model, starts to deviate from the measured noise parameters of 120-nm CMOS devices. Therefore a new high-frequency noise model is required to allow first-pass radio frequency integrated circuit (RFIC) designs using state-of-the-art CMOS technologies. As the MOSFET is scaled down, the lateral field across the device channel becomes comparable to, or even exceeds, the vertical field. The device can no longer be considered as operating under equilibrium condition, and the thermal noise theory is no longer applicable to predicting its performance. This work describes a new noise formulation that takes into account high-field effects by using the concept of unrelaxable drifting dipoles. The proposed noise model is verified for single devices as well as for integrated circuits. Excellent fitting results are achieved for the measured noise parameters of single 120-nm MOSFETs. For circuit validation, two high-performance low-noise amplifiers (LNA) have been demonstrated. The 3.110.6 GHz Ultra Wideband LNA shows very low noise figures NF of 3.5 to 4.3 dB as well as superior input-referred third-order interception points IIP3 of 3.5 to 5.2 dBm across the design bandwidth. The other circuit, a 24-GHz LNA, achieves a gain of 19 dB, the highest gain published to date at this frequency band, while maintaining a comparative noise figure NF of 3.8 dB.","abstract_html":"Recent advances in nanometer CMOS scaling technology have made transistors capable of operating at hundreds of gigahertz, and opened a new era of high performance, low cost system-on-chip (SOC) designs for multi-gigabit-per-second wireless communication. However, such achievements also bring new challenges, particularly in modeling the physical behaviors of these super-scaled devices. Among these issues, it is found that the thermal-noise based formulation, such as the one in the widely accepted BSIM model, starts to deviate from the measured noise parameters of 120-nm CMOS devices. Therefore a new high-frequency noise model is required to allow first-pass radio frequency integrated circuit (RFIC) designs using state-of-the-art CMOS technologies. As the MOSFET is scaled down, the lateral field across the device channel becomes comparable to, or even exceeds, the vertical field. The device can no longer be considered as operating under equilibrium condition, and the thermal noise theory is no longer applicable to predicting its performance. This work describes a new noise formulation that takes into account high-field effects by using the concept of unrelaxable drifting dipoles. The proposed noise model is verified for single devices as well as for integrated circuits. Excellent fitting results are achieved for the measured noise parameters of single 120-nm MOSFETs. For circuit validation, two high-performance low-noise amplifiers (LNA) have been demonstrated. The 3.110.6 GHz Ultra Wideband LNA shows very low noise figures NF of 3.5 to 4.3 dB as well as superior input-referred third-order interception points IIP3 of 3.5 to 5.2 dBm across the design bandwidth. The other circuit, a 24-GHz LNA, achieves a gain of 19 dB, the highest gain published to date at this frequency band, while maintaining a comparative noise figure NF of 3.8 dB.","abstract_has_math":false,"creators":["Nguyen, Giang D."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Feng, Milton","Chiu, Yun","Rosenbaum, Elyse","Schutt-Ainé, José E."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2010,"date_issued":"2010-01-06T16:40:02Z","date_published":"2010-01-06T16:40:02Z","updated_at":"2026-07-22T22:25:08Z","subjects":["Nanometer MOSFET","velocity saturation","drifting dipole noise, RFIC"],"languages":["en"],"rights":["Copyright 2009 Giang D. Nguyen"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/14706","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Feng, Milton","Chiu, Yun","Rosenbaum, Elyse","Schutt-Ainé, José E."]},{"key":"dc:creator","label":"Author","values":["Nguyen, Giang D."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2010-01-06T16:40:02Z","2012-01-07T11:00:14Z","2009-12"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Nanometer MOSFET","velocity saturation","drifting dipole noise, RFIC"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2009 Giang D. Nguyen"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/14706"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Recent advances in nanometer CMOS scaling technology have made transistors capable of operating at hundreds of gigahertz, and opened a new era of high performance, low cost system-on-chip (SOC) designs for multi-gigabit-per-second wireless communication. However, such achievements also bring new challenges, particularly in modeling the physical behaviors of these super-scaled devices. Among these issues, it is found that the thermal-noise based formulation, such as the one in the widely accepted BSIM model, starts to deviate from the measured noise parameters of 120-nm CMOS devices. Therefore a new high-frequency noise model is required to allow first-pass radio frequency integrated circuit (RFIC) designs using state-of-the-art CMOS technologies. As the MOSFET is scaled down, the lateral field across the device channel becomes comparable to, or even exceeds, the vertical field. The device can no longer be considered as operating under equilibrium condition, and the thermal noise theory is no longer applicable to predicting its performance. This work describes a new noise formulation that takes into account high-field effects by using the concept of unrelaxable drifting dipoles. The proposed noise model is verified for single devices as well as for integrated circuits. Excellent fitting results are achieved for the measured noise parameters of single 120-nm MOSFETs. For circuit validation, two high-performance low-noise amplifiers (LNA) have been demonstrated. The 3.110.6 GHz Ultra Wideband LNA shows very low noise figures NF of 3.5 to 4.3 dB as well as superior input-referred third-order interception points IIP3 of 3.5 to 5.2 dBm across the design bandwidth. The other circuit, a 24-GHz LNA, achieves a gain of 19 dB, the highest gain published to date at this frequency band, while maintaining a comparative noise figure NF of 3.8 dB.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2009-11-30T14:37:50Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Nguyen_Giang.pdf: 1164009 bytes, checksum: 3163068537f6313c92ab74fd8ebacb5d (MD5)","Made available in DSpace on 2010-01-06T16:40:02Z (GMT). No. of bitstreams: 3 Nguyen_Giang.pdf: 1164009 bytes, checksum: 3163068537f6313c92ab74fd8ebacb5d (MD5) license.txt: 4062 bytes, checksum: 0624d166f1bb640216f1043cc838be27 (MD5) 1_Nguyen_Giang.pdf: 1157582 bytes, checksum: feb16d0bee49b2accf09d1a76c7dfe2e (MD5)","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by William Ingram (wingram2@illinois.edu) on 2010-01-06T16:40:28Z Item is restricted until 2012-01-06T16:40:25Z","Item reinstated by Sarah Shreeves (sshreeve@illinois.edu) on 2012-01-07T11:00:14Z Item was in collections: Dissertations and Theses - Electrical and Computer Engineering (ID: 446) University of Illinois Dissertations and Theses (ID: 204) No. of bitstreams: 4 Nguyen_Giang.pdf: 1164009 bytes, checksum: 3163068537f6313c92ab74fd8ebacb5d (MD5) license.txt: 4062 bytes, checksum: 0624d166f1bb640216f1043cc838be27 (MD5) 1_Nguyen_Giang.pdf: 1157582 bytes, checksum: feb16d0bee49b2accf09d1a76c7dfe2e (MD5) 1_Nguyen_Giang.pdf.txt: 107269 bytes, checksum: 88d05d63bcf7287a3c2f3a91a61a3f24 (MD5)","Item released from any restrictions by Sarah Shreeves (sshreeve@illinois.edu) on 2012-01-07T11:00:14Z"]},{"key":"dc:title","label":"Title","values":["Drifting-dipole noise model of nanometer MOSFETs for radio frequency integrated circuit design"]}]}],"canonical_facts":{"dc:contributor":["Feng, Milton","Chiu, Yun","Rosenbaum, Elyse","Schutt-Ainé, José E."],"dc:creator":["Nguyen, Giang D."],"dc:date":["2010-01-06T16:40:02Z","2012-01-07T11:00:14Z","2009-12"],"dc:description":["Recent advances in nanometer CMOS scaling technology have made transistors capable of operating at hundreds of gigahertz, and opened a new era of high performance, low cost system-on-chip (SOC) designs for multi-gigabit-per-second wireless communication. However, such achievements also bring new challenges, particularly in modeling the physical behaviors of these super-scaled devices. Among these issues, it is found that the thermal-noise based formulation, such as the one in the widely accepted BSIM model, starts to deviate from the measured noise parameters of 120-nm CMOS devices. Therefore a new high-frequency noise model is required to allow first-pass radio frequency integrated circuit (RFIC) designs using state-of-the-art CMOS technologies. As the MOSFET is scaled down, the lateral field across the device channel becomes comparable to, or even exceeds, the vertical field. The device can no longer be considered as operating under equilibrium condition, and the thermal noise theory is no longer applicable to predicting its performance. This work describes a new noise formulation that takes into account high-field effects by using the concept of unrelaxable drifting dipoles. The proposed noise model is verified for single devices as well as for integrated circuits. Excellent fitting results are achieved for the measured noise parameters of single 120-nm MOSFETs. For circuit validation, two high-performance low-noise amplifiers (LNA) have been demonstrated. The 3.110.6 GHz Ultra Wideband LNA shows very low noise figures NF of 3.5 to 4.3 dB as well as superior input-referred third-order interception points IIP3 of 3.5 to 5.2 dBm across the design bandwidth. The other circuit, a 24-GHz LNA, achieves a gain of 19 dB, the highest gain published to date at this frequency band, while maintaining a comparative noise figure NF of 3.8 dB.","Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2009-11-30T14:37:50Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Nguyen_Giang.pdf: 1164009 bytes, checksum: 3163068537f6313c92ab74fd8ebacb5d (MD5)","Made available in DSpace on 2010-01-06T16:40:02Z (GMT). No. of bitstreams: 3 Nguyen_Giang.pdf: 1164009 bytes, checksum: 3163068537f6313c92ab74fd8ebacb5d (MD5) license.txt: 4062 bytes, checksum: 0624d166f1bb640216f1043cc838be27 (MD5) 1_Nguyen_Giang.pdf: 1157582 bytes, checksum: feb16d0bee49b2accf09d1a76c7dfe2e (MD5)","Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by William Ingram (wingram2@illinois.edu) on 2010-01-06T16:40:28Z Item is restricted until 2012-01-06T16:40:25Z","Item reinstated by Sarah Shreeves (sshreeve@illinois.edu) on 2012-01-07T11:00:14Z Item was in collections: Dissertations and Theses - Electrical and Computer Engineering (ID: 446) University of Illinois Dissertations and Theses (ID: 204) No. of bitstreams: 4 Nguyen_Giang.pdf: 1164009 bytes, checksum: 3163068537f6313c92ab74fd8ebacb5d (MD5) license.txt: 4062 bytes, checksum: 0624d166f1bb640216f1043cc838be27 (MD5) 1_Nguyen_Giang.pdf: 1157582 bytes, checksum: feb16d0bee49b2accf09d1a76c7dfe2e (MD5) 1_Nguyen_Giang.pdf.txt: 107269 bytes, checksum: 88d05d63bcf7287a3c2f3a91a61a3f24 (MD5)","Item released from any restrictions by Sarah Shreeves (sshreeve@illinois.edu) on 2012-01-07T11:00:14Z"],"dc:identifier":["http://hdl.handle.net/2142/14706"],"dc:language":["en"],"dc:rights":["Copyright 2009 Giang D. Nguyen"],"dc:subject":["Nanometer MOSFET","velocity saturation","drifting dipole noise, RFIC"],"dc:title":["Drifting-dipole noise model of nanometer MOSFETs for radio frequency integrated circuit design"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:08Z"}